





TCA9539-Q1 SCPS254D - JANUARY 2014 - REVISED OCTOBER 2021

# TCA9539-Q1 Automotive Low Voltage 16-Bit I<sup>2</sup>C and SMBus Low-Power I/O Expander with Interrupt Output, Reset Pin, and Configuration Registers

### 1 Features

- AEC-Q100 (Grade 1): Qualified for automotive applications
- Functional Safety-Capable
  - Documentation available to aid in functional safety system design
- I<sup>2</sup>C to parallel port expander
- Open-drain active-low interrupt output
- Active-low reset input
- 5 V tolerant input and output ports
- Compatible with most microcontrollers
- 400 kHz Fast I<sup>2</sup>C bus
- Polarity inversion register
- Internal power-on reset
- No glitch on power up
- Address by two hardware address pins for use of up to four devices
- Latched outputs for directly driving LEDs
- Latch-up performance exceeds 100 mA Per JESD 78, class II
- ESD protection exceeds JESD 22
  - 2000-V Human-body model (A114-A)
  - 1000-V Charged-device model (C101)

## 2 Applications

- Automotive infotainment, advanced driver assistance systems (ADAS), automotive body electronics, HEV, EV and powertrain
- Industrial automation, factory automation, building automation, test and measurement, EPOS
- I<sup>2</sup>C GPIO expansion

## 3 Description

The TCA9539-Q1 is a 24-pin device that provides 16 bits of general purpose parallel input and output (I/O) expansion for the two-line bidirectional I<sup>2</sup>C bus (or SMBus protocol). The device can operate with a power supply voltage (V<sub>CC</sub>) range from 1.65 V to 3.6 V. The device supports 100 kHz (I<sup>2</sup>C Standard mode) and 400 kHz (I<sup>2</sup>C Fast mode) clock frequencies. I/O expanders such as the TCA9539-Q1 provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, and other similar devices.


The features of the TCA9539-Q1 include an interrupt that is generated on the INT pin whenever an input port changes state. The A0 and A1 hardware selectable address pins allow up to four TCA9539-Q1 devices on the same I<sup>2</sup>C bus. The device can be reset to its default state by cycling the power supply and causing a power-on reset. Also, the TCA9539-Q1 has a hardware RESET pin that can be used to reset the device to its default state.

The TCA9539-Q1 I<sup>2</sup>C I/O expander is qualified for automotive applications.

### **Device Information**

PART NUMBER	PACKAGE TYPE(1)	BODY SIZE (NOM)
TCA9539-Q1	TSSOP (24)	7.80 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Block Diagram



## **Table of Contents**

2 Applications	1	8.2 Functional Block Diagram	16
	1	8.3 Feature Description	
3 Description	1	8.4 Device Functional Modes	18
4 Revision History	2	8.5 Programming	18
5 Pin Configuration and Functions	3	8.6 Register Maps	20
6 Specifications	4	9 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		9.1 Power-On Reset Requirements	
6.2 ESD Ratings	4	10 Layout	31
6.3 Recommended Operating Conditions	4	10.1 Layout Guidelines	
6.4 Thermal Information	5	10.2 Layout Example	
6.5 Electrical Characteristics	<mark>5</mark>	11 Device and Documentation Support	33
6.6 I <sup>2</sup> C Interface Timing Requirements	6	11.1 Documentation Support	33
6.7 RESET Timing Requirements		11.2 Receiving Notification of Documentation Upda	
6.8 Switching Characteristics		11.3 Support Resources	
6.9 Typical Characteristics		11.4 Trademarks	
7 Parameter Measurement Information		11.5 Electrostatic Discharge Caution	
8 Detailed Description		11.6 Glossary	
8.1 Overview		•	
Changes from Revision C (December 2018			Page
<ul> <li>Changes from Revision C (December 2018</li> <li>Added feature: Functional Safety-Capable</li> <li>Globally changed instances of legacy term</li> </ul>	inology to	on D (October 2021)  controller and target where mentioned	1
<ul> <li>Globally changed instances of legacy term</li> <li>Corrected the pin number for pins A0, SCL</li> <li>Changes from Revision B (April 2016) to R</li> <li>Changed the appearance of the PW pinou</li> </ul>	inology to ., SDA, and evision C	controller and target where mentionedd VCC in the <i>TCA9539-Q1 Layout</i>	132 Page
<ul> <li>Changes from Revision C (December 2018)</li> <li>Added feature: Functional Safety-Capable</li> <li>Globally changed instances of legacy term</li> <li>Corrected the pin number for pins A0, SCL</li> <li>Changes from Revision B (April 2016) to R</li> <li>Changed the appearance of the PW pinous</li> <li>Removed (5 V) from the V<sub>CC</sub> label in Figure</li> <li>Changes from Revision A (September 2018)</li> </ul>	evision C t image e 9-1	controller and target where mentioned	Page25
<ul> <li>Changes from Revision C (December 2018)</li> <li>Added feature: Functional Safety-Capable</li> <li>Globally changed instances of legacy term</li> <li>Corrected the pin number for pins A0, SCL</li> <li>Changes from Revision B (April 2016) to R</li> <li>Changed the appearance of the PW pinou</li> <li>Removed (5 V) from the V<sub>CC</sub> label in Figur</li> <li>Changes from Revision A (September 2018)</li> <li>Changed device status from Product Previous</li> </ul>	evision C t image e 9-1 b) to Revise	controller and target where mentioned	Page3331
<ul> <li>Changes from Revision C (December 2018)</li> <li>Added feature: Functional Safety-Capable</li> <li>Globally changed instances of legacy term</li> <li>Corrected the pin number for pins A0, SCL</li> <li>Changes from Revision B (April 2016) to R</li> <li>Changed the appearance of the PW pinour</li> <li>Removed (5 V) from the V<sub>CC</sub> label in Figure</li> <li>Changes from Revision A (September 2018)</li> <li>Changed device status from Product Previous</li> <li>Changes from Revision * (January 2014) to</li> </ul>	evision C timagee 9-1	controller and target where mentioned	Page25

# **5 Pin Configuration and Functions**




Figure 5-1. PW Package, 24-Pin TSSOP, Top View

Table 5-1. Pin Functions

PIN I/O			DESCRIPTION		
NO.			DESCRIPTION		
1	INT	0	Interrupt open-drain output. Connect to V <sub>CC</sub> through a pull-up resistor		
2	A1	I	Address input. Connect directly to V <sub>CC</sub> or ground		
3	RESET	I	Active-low reset input. Connect to V <sub>CC</sub> through a pull-up resistor if no active connection is used		
4	P00	I/O	P-port input-output. Push-pull design structure. At power-on, P00 is configured as an input		
5	P01	I/O	P-port input-output. Push-pull design structure. At power-on, P01 is configured as an input		
6	P02	I/O	P-port input-output. Push-pull design structure. At power-on, P02 is configured as an input		
7	P03	I/O	P-port input-output. Push-pull design structure. At power-on, P03 is configured as an input		
8	P04	I/O	P-port input-output. Push-pull design structure. At power-on, P04 is configured as an input		
9	P05	I/O	P-port input-output. Push-pull design structure. At power-on, P05 is configured as an input		
10	P06	I/O	P-port input-output. Push-pull design structure. At power-on, P06 is configured as an input		
11	P07	I/O	P-port input-output. Push-pull design structure. At power-on, P07 is configured as an input		
12	GND	_	Ground		
13	P10	I/O	P-port input-output. Push-pull design structure. At power-on, P10 is configured as an input		
14	P11	I/O	P-port input-output. Push-pull design structure. At power-on, P11 is configured as an input		
15	P12	I/O	P-port input-output. Push-pull design structure. At power-on, P12 is configured as an input		
16	P13	I/O	P-port input-output. Push-pull design structure. At power-on, P13 is configured as an input		
17	P14	I/O	P-port input-output. Push-pull design structure. At power-on, P14 is configured as an input		
18	P15	I/O	P-port input-output. Push-pull design structure. At power-on, P15 is configured as an input		
19	P16	I/O	P-port input-output. Push-pull design structure. At power-on, P16 is configured as an input		
20	P17	I/O	P-port input-output. Push-pull design structure. At power-on, P17 is configured as an input		
21	A0	I	Address input. Connect directly to V <sub>CC</sub> or ground		
22	SCL	I	Serial clock bus. Connect to V <sub>CC</sub> through a pull-up resistor		
23	SDA	I/O	Serial data bus. Connect to V <sub>CC</sub> through a pull-up resistor		
24	V <sub>CC</sub>	_	Supply voltage		



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

-		·	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	3.6	V
VI	Input voltage <sup>(2)</sup>		-0.5	6	V
Vo	Output voltage (2)		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	V <sub>O</sub> = 0 to V <sub>CC</sub>		50	mA
I <sub>OH</sub>	Continuous output high current	$V_{O} = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND			-250	mA
Icc	Continuous current through V <sub>CC</sub>			160	IIIA
T <sub>j(MAX)</sub>	Maximum junction temperature			135	°C
T <sub>stg</sub>	Storage temperature		<b>–</b> 65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

			VALUE	UNIT
V	SD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per AEC Q100-011	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage			1.65	3.6	V	
		SCL, SDA, A0, A1, RESET	, INT <sup>(1)</sup>	-0.5	5.5	V	
V <sub>I/O</sub>	I/O ports voltage	For P00–P07, P10–P17 co	nfigured as outputs	-0.5	3.6	V	
		For P00–P07, P10–P17 co	nfigured as inputs <sup>(1)</sup>	-0.5	5.5	V	
V <sub>IH</sub>	High-level input voltage	SCL, SDA, A0, A1, RESET	, P07–P00, P10–P17	0.7 × V <sub>CC</sub>		V	
V <sub>IL</sub>	Low-level input voltage	SCL, SDA, A0, A1, RESET	, P07–P00, P10–P17	0	.3 × V <sub>CC</sub>	V	
I <sub>OH</sub>	High-level output current	P00-P07, P10-P17			-10	mA	
	Low-level output current			T <sub>j</sub> ≤ 65°C		25	
			T <sub>j</sub> = 85°C		18		
I <sub>OL</sub> (2)		Low-level output current	P00-P07, P10-P17	T <sub>j</sub> = 105°C		9	mA
			T <sub>j</sub> = 125°C		4.5		
			T <sub>j</sub> = 135°C		3.5		
			T <sub>j</sub> ≤ 85°C		6		
(2)	Lave lavel and somewh	INIT CDA	T <sub>j</sub> = 105°C		3	A	
I <sub>OL</sub> (2)	Low-level output current	INT, SDA	T <sub>j</sub> = 125°C		1.8	mA	
			T <sub>j</sub> = 135°C		1.5		

Product Folder Links: TCA9539-Q1

Submit Document Feedback

<sup>(2)</sup> The input negative voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## **6.3 Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

<sup>(1)</sup> For voltages applied above  $V_{CC}$ , an increase in  $I_{CC}$  results.

## **6.4 Thermal Information**

		TCA9539-Q1	
	THERMAL METRIC (1)	PW (TSSOP)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP (1)	MAX	UNIT	
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA	1.65 V to 3.6 V	-1.2			V	
V <sub>PORR</sub>	Power-on reset voltage, V <sub>CC</sub> rising	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 3.6 V		1.2	1.5	V	
V <sub>PORF</sub>	Power-on reset voltage, V <sub>CC</sub> falling	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 3.6 V	0.75	1		V	
			1.65 V	1.2				
		I <sub>OH</sub> = –8 mA	2.3 V	1.8				
		IOH0 IIIA	3 V	2.6				
,,	P-port high-level output voltage		3.6 V	3.3			ļ ,,	
V <sub>OH</sub>	(2)		1.65 V	1			- V	
			2.3 V	1.7				
			$I_{OH} = -10 \text{ mA}$	3 V	2.5			
			3.6 V	3.2				
	SDA	V <sub>OL</sub> = 0.4 V		3				
	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.5 V	4.05.74- 2.07	8				
I <sub>OL</sub>	P port (e)	V <sub>OL</sub> = 0.7 V	1.65 V to 3.6 V	10			mA	
	ĪNT	V <sub>OL</sub> = 0.4 V		3				
	SCL, SDA	V V ···· OND	4.05.7/4- 0.07/			±1		
l <sub>l</sub>	A0, A1, RESET	$-V_I = V_{CC}$ or GND	1.65 V to 3.6 V			±1	μA	
I <sub>IH</sub>	P port	V <sub>I</sub> = V <sub>CC</sub>	1.65 V to 3.6 V			1	μA	
I <sub>IL</sub>	P port	V <sub>I</sub> = GND	1.65 V to 3.6 V			-1	μA	

<sup>(2)</sup> The values shown apply to specific junction temperatures. See the Section 9.2.1.1 section on how to calculate the junction temperature.



## 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	V <sub>CC</sub>	MIN TYP (1	MAX	UNIT
					10	30	
	Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$ I/O = inputs, $f_{SCL} = 400$		2.7 V	!	5 19	
		,, opate, 130L 100		1.95 V		11	
			3.6 V	1.	5		
I <sub>CC</sub>		$I_{O} = 0$ , I/O = inputs,	$V_I = V_{CC}$	2.7 V		4.5	μΑ
				1.95 V	0.4	3.5	
		f <sub>SCL</sub> = 0 kHz, no load	f <sub>SCL</sub> = 0 kHz, no load	3.6 V	1.	13	
		V <sub>I</sub> = GND	V <sub>I</sub> = GND	2.7 V		9.5	
				1.95 V	0.4	6.5	
C <sub>i</sub>	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND		1.65 V to 3.6 V	;	8	pF
C	SDA	V <sub>IO</sub> = V <sub>CC</sub> or GND		1.65 V to 3.6 V	;	9.5	pF
C <sub>io</sub>	P port	AIO - ACC OL GIAD		1.05 V to 3.6 V	3.	9.5	ρr

- (1) All typical values are at nominal supply voltage (1.8 V, 2.5 V, or 3.3 V, V<sub>CC</sub>) and T<sub>A</sub> = 25°C.
   (2) Each I/O must be externally limited to the maximum allowed I<sub>OL</sub>, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA at T<sub>j</sub> ≤ 85°C. See the Section 6.3 table for more information.
   (3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07–P00 and 80 mA for P17–P10) for T<sub>j</sub> ≤ 85°C. See the
- Section 6.3 table for more information.

# 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

		J (			
			MIN	MAX	UNIT
I <sup>2</sup> C BUS-	—STANDARD MODE		<u> </u>		
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10 pF to 400 pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and sta	nrt	4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition set	rup	4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hol	d	4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	рF

		MIN	MAX	UNIT				
I <sup>2</sup> C BU	I <sup>2</sup> C BUS—FAST MODE							
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	400	kHz				
t <sub>sch</sub>	I <sup>2</sup> C clock high time	0.6		μs				
t <sub>scl</sub>	I <sup>2</sup> C clock low time	1.3		μs				
t <sub>sp</sub>	I <sup>2</sup> C spike time		50	ns				

Submit Document Feedback



INSTF www.ti.com

			MIN	MAX	UNIT
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	I <sup>2</sup> C serial-data hold time			
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time	20 × (V <sub>CC</sub> / 5.5 V)	300	ns	
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10 pF to 400 pF bus	20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

# **6.7 RESET** Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-4)

		MIN	MAX	UNIT
t <sub>W</sub>	Reset pulse duration	6		ns
t <sub>REC</sub>	Reset recovery time	0		ns
4	Time to reset; For $V_{CC}$ =2.3 V – 3.6 V	400		ns
<sup>I</sup> RESET	Time to reset; For $V_{CC}$ = 1.65 V – 2.3 V	550		ns

## **6.8 Switching Characteristics**


over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 7-2 and Figure 7-3)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	ĪNT	4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	ĪNT	4	μs
t <sub>pv</sub>	Output data valid; For $V_{CC}$ = 2.3 V – 3.6 V			200	ns
	Output data valid; For $V_{CC} = 1.65 \text{ V} - 2.3 \text{ V}$	SCL	P port	300	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150	ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1	μs




## **6.9 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)



## 6.9 Typical Characteristics (continued)

T<sub>A</sub> = 25°C (unless otherwise noted)




Different Temperature  $(T_A)$  for  $V_{CC} = 2.5 \text{ V}$ 

Different Temperature ( $T_A$ ) for  $V_{CC}$  = 3.3 V



## **6.9 Typical Characteristics (continued)**

## T<sub>A</sub> = 25°C (unless otherwise noted)



1.65 V 1.8 V 12.5 1.95 V 2.5 V 2.7 V 10 Delta ICC (uA) 3.3 V 3.6 V 7.5 5 20 40 60 Temperature (C) -40 -20 0 80 100 120


Figure 6-13.  $V_{CC}$  –  $V_{OH}$  Voltage vs Temperature for Different  $V_{CC}$ 

Figure 6-14.  $\Delta$   $I_{\text{CC}}$  vs Temperature for Different  $V_{\text{CC}}$  (V<sub>I</sub> = V<sub>CC</sub> -0.6 V)


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 7 Parameter Measurement Information



**SDA Load Configuration** 




Voltage Waveforms

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 7-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms






**Interrupt Load Configuration** 






- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 Hz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 7-2. Interrupt Load Circuit and Voltage Waveforms



P-P ort Load Configuration




Write Mode (R/W = 0)




- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O ( $P_n$ ) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-3. P-Port Load Circuit and Voltage Waveforms







- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-4. Reset Load Circuits and Voltage Waveforms

## 8 Detailed Description

### 8.1 Overview

The TCA9539-Q1 is a 16-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) designed for 1.65 V to 3.6 V,  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface, serial clock (SCL) and serial data (SDA).

The TCA9539-Q1 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system controller can enable the I/Os as either inputs or outputs by writing to the configuration register bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.

The system controller can reset the TCA9539-Q1 in the event of a time-out or other improper operation by asserting a low in the  $\overline{\text{RESET}}$  input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C-SMBus state machine. Asserting  $\overline{\text{RESET}}$  causes the same reset-initialization to occur without depowering the part.

The TCA9539-Q1 open-drain interrupt (  $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.


INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA9539-Q1 can remain a simple target device.

The TCA9539-Q1 is similar to the TCA9555, except for the removal of the internal I/O pull-up resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with  $\overline{\text{RESET}}$ , and a different address range. The TCA9539-Q1 is similar to the PCA9539 with lower voltage support (down to  $V_{CC}$  = 1.65 V), and also improved power-on reset circuitry for different application scenarios.

Two hardware pins (A0 and A1) are used to program and vary the fixed  $I^2C$  address and allow up to four devices to share the same  $I^2C$  bus or SMBus.



# 8.2 Functional Block Diagram




Copyright © 2016, Texas Instruments Incorporated

Pin numbers shown are for PW package.

All I/Os are set to inputs at reset.

Figure 8-1. Logic Diagram (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated

At power-on reset, all registers return to default values.

Figure 8-2. Simplified Schematic of P-Port I/Os

#### 8.3 Feature Description

#### 8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation.

### 8.3.2 RESET Input

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_W$ . The TCA9539-Q1 registers and  $I^2\text{C-SMBus}$  state machine are held in their default states until  $\overline{\text{RESET}}$  is once again high. This input requires a pull-up resistor to  $V_{\text{CC}}$ , if no active connection is used.

## 8.3.3 Interrupt ( INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time,  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the



acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the  $\overline{\text{INT}}$  is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{\text{INT}}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

INT has an open-drain structure and requires a pull-up resistor to V<sub>CC</sub>.

### 8.4 Device Functional Modes

### 8.4.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9539-Q1 in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At that point, the reset condition is released and the TCA9539-Q1 registers and  $I^2C$ -SMBus state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to  $V_{PORF}$  and then back up to the operating voltage for a power-reset cycle. See Figure 8-3.

### 8.5 Programming

### 8.5.1 I<sup>2</sup>C Interface

The TCA9539-Q1 has a standard bidirectional  $I^2C$  interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the  $I^2C$  bus has a specific device address to differentiate between other target devices that are on the same  $I^2C$  bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. For more information see *Understanding the I^2C Bus*, SLVA704.

The physical  $I^2C$  interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the  $I^2C$  lines. For further details, see  $I^2C$  Pull-up Resistor Calculation, SLVA689. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See Table 8-1.

Figure 8-3 and Figure 8-4 show the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
  - Controller-transmitter sends a START condition and addresses the target-receiver.
  - · Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.

· Controller-receiver terminates the transfer with a STOP condition.




Figure 8-3. Definition of Start and Stop Conditions

SDA line stable while SCL line is high




Figure 8-4. Bit Transfer

Table 8-1 shows the interface definition.

**Table 8-1. Interface Definition** 

ВҮТЕ				В	IT			
DIIC	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C target address	Н	Н	Н	L	Н	A1	A0	R/W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10



## 8.6 Register Maps

## 8.6.1 Device Address

Figure 8-5 shows the address byte of the TCA9539-Q1.




Figure 8-5. TCA9539-Q1 Address

Table 8-2 shows the address reference of the TCA9539-Q1.

Table 8-2. Address Reference

INP	UTS	I <sup>2</sup> C BUS TARGET ADDRESS
A1	A0	I C BOS IARGET ADDRESS
L	L	116 (decimal), 74 (hexadecimal)
L	Н	117 (decimal), 75 (hexadecimal)
Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	119 (decimal), 77 (hexadecimal)

The last bit of the target address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

### 8.6.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte shown in Table 8-3 that is stored in the control register in the TCA9539-Q1. Three bits of this data byte state the operation (read or write) and the internal register (input, output, Polarity Inversion or Configuration) that is affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

When a command byte has been sent, the register pair that was addressed continues to be accessed by reads until a new command byte has been sent. Figure 8-6 shows the control register bits.



Figure 8-6. Control Register Bits

Table 8-3. Command Byte

CONTRO	OL REGISTE	R BITS	COMMAND	REGISTER	PROTOCOL	POWER-UP
B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx
0	0	1	0x01	Input Port 1	Read byte	XXXX XXXX
0	1	0	0x02	Output Port 0	Read-write byte	1111 1111
0	1	1	0x03	Output Port 1	Read-write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read-write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read-write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read-write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read-write byte	1111 1111

Product Folder Links: TCA9539-Q1

### 8.6.3 Register Descriptions

The Input Port registers (registers 0 and 1) shown in Table 8-4 reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register is accessed next.

Table 8-4. Registers 0 And 1 (Input Port Registers)

Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	I1.7	I1.6	l1.5	I1.4	I1.3	I1.2	I1.1	I1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port registers (registers 2 and 3) shown in Table 8-5 show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 8-5. Registers 2 And 3 (Output Port Registers)

Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	O1.6	O1.5	01.4	O1.3	01.2	01.1	O1.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) shown in Table 8-6 allow Polarity Inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 8-6. Registers 4 And 5 (Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) shown in Table 8-7 configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Table 8-7. Registers 6 And 7 (Configuration Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

## 8.6.3.1 Bus Transactions

Data is exchanged between the controller and the TCA9539-Q1 through write and read commands, and this is accomplished by reading from or writing to registers in the target device.


Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.

#### 8.6.3.1.1 Writes

To write on the  $I^2C$  bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the  $R/\overline{W}$  bit) set to 0, which signifies a write. After the target sends the acknowledge bit, the controller then sends the register address of the register to which it wishes to write. The target acknowledges again, letting the controller know it is ready. After this, the controller starts sending the register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

See the Section 8.6.2 section to see list of the TCA9539-Q1s internal registers and a description of each one.

Figure 8-7 shows an example of writing a single byte to a target register.



Write to one register in a device




Figure 8-7. Write to Register

Figure 8-9 shows the Write to the Polarity Inversion Register.




Figure 8-8. Write to the Polarity Inversion Register

Figure 8-9 shows the Write to Output Port Registers




Figure 8-9. Write to Output Port Registers

#### 8.6.3.1.2 Reads

Reading from a target is very similar to writing, but requires some additional steps. In order to read from a target, the controller must first instruct the target which register it wishes to read from. This is done by the controller starting off the transmission in a similar fashion as the write, by sending the address with the R/  $\overline{W}$  bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the target acknowledges this register address, the controller sends a START condition again, followed by the target address with the R/  $\overline{W}$  bit set to 1 (signifying a read). This time, the target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. When the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

If a read is requested by the controller after a POR without first setting the command byte via a write, the device NACKs until a command byte-register address is set as described above.

See the Section 8.6.2 section to see list of the TCA9539-Q1s internal registers and a description of each one.

Figure 8-10 shows an example of reading a single byte from a target register.





Figure 8-10. Read from Register

When a restart occurs after a single write request to a register, the requested register is used for the read request. Note that when reading multiple bytes of data. Data is clocked into the register on the rising edge of the ACK clock pulse before data is sent. The internal register value is also changed to the other register of the pair on the rising edge of the ACK clock pulse before data is sent. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read,



the next byte read is Input Port 0. If a restart occurs during a read, the data is lost because the internal register already has been changed to the next register in the pair.

There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data. Figure 8-11 and Figure 8-12 show two different scenarios of Read Input Port Register.



Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).

This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from the P port (see the Section 8.6.3.1.2 section for these details).




Figure 8-11. Read Input Port Register, Scenario 1

Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).

This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from the P port (see the Section 8.6.3.1.2 section for these details).

Figure 8-12. Read Input Port Register, Scenario 2



## **Application and Implementation**

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 9.1 Application Information

Applications of the TCA9539-Q1 has this device connected as a target to an I<sup>2</sup>C controller (processor), and the I<sup>2</sup>C bus may contain any number of other target devices. The TCA9539-Q1 is typically in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

IO Expanders such as the TCA9539-Q1 are typically used for controlling LEDs (for feedback or status lights), controlling enable or reset signals of other devices, and even reading the outputs of other devices or buttons.

## 9.2 Typical Application

Figure 9-1 shows an application in which the TCA9539-Q1 can be used.



Device address is configured as 1110100 for this example.

P00, P02, and P03 are configured as outputs.

P01 and P04 to P17 are configured as inputs.

Pin numbers shown are for the PW package.

Figure 9-1. Application Schematic



### 9.2.1 Design Requirements

### 9.2.1.1 Calculating Junction Temperature and Power Dissipation

When designing with the TCA9539-Q1, it is important that the *Section 6.3* not be violated. Many of the parameters of this device are rated based on junction temperature, so junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in Equation 1.

$$T_{j} = T_{A} + (\theta_{JA} \times P_{d})$$
 (1)

 $\theta_{JA}$  is the standard junction to ambient thermal resistance measurement of the package, as seen in *Section 6.4* table.  $P_d$  is the total power dissipation of the device, and the approximation is shown in Equation 2.

$$P_{d} \approx \left(I_{CC\_STATIC} \times V_{CC}\right) + \sum P_{d\_PORT\_L} + \sum P_{d\_PORT\_H}$$
(2)

Equation 2 is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the  $\overline{\text{INT}}$  and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using Equation 3 to calculate the power dissipation in  $\overline{\text{INT}}$  or SDA while they are pulling low, and this gives maximum power dissipation.

$$P_{d\_PORT\_L} = (I_{OL} \times V_{OL})$$
(3)

Equation 3 shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the  $V_{OL}$  of the port multiplied by the current it is sinking.

$$P_{d\_PORT\_H} = \left(I_{OH} \times (V_{CC} - V_{OH})\right) \tag{4}$$

Equation 4 shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between  $V_{CC}$  and the output voltage).

## 9.2.1.2 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor (see Figure 9-1). Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in the Section 6.5 table show how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$ , when the LED is off, to minimize current consumption.

Figure 9-2 shows a high-value resistor in parallel with the LED. Figure 9-3 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{CC}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.

Take care to make sure that the recommended maximum  $I_{OL}$  through the ports not be violated based upon junction temperature. See the *Section 6.3* for more information.




Figure 9-2. High-Value Resistor In Parallel With LED




Figure 9-3. Device Supplied By Lower Voltage

### 9.2.2 Detailed Design Procedure

The pull-up resistors,  $R_P$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all targets on the  $I^2C$  bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL.(max)}$ , and  $I_{OL}$  as shown in Equation 5.

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(5)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $t_r$  f<sub>SCL</sub> = 400 kHz) and bus capacitance,  $t_r$  cap

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b}$$
(6)

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9539-Q1,  $C_i$  for SCL or  $C_{io}$  for SDA, the capacitance of wires, connections, traces, and the capacitance of additional targets on the bus.



## 9.2.3 Application Curves




Figure 9-4. Maximum Pull-Up resistance  $(R_{p(max)})$  vs Bus Capacitance  $(C_b)$ 




Figure 9-5. Minimum Pull-Up Resistance ( $R_{p(min)}$ ) vs Pull-Up Reference Voltage ( $V_{CC}$ )

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 9 Power Supply Recommendations

## 9.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9539-Q1 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The voltage waveform for a power-on reset is shown in Figure 9-1.




Figure 9-1. V<sub>CC</sub> is Lowered Below the POR Threshold, then Ramped Back Up to V<sub>CC</sub>

Table 9-1 specifies the performance of the power-on reset feature for TCA9539-Q1.

Table 9-1. Recommended Supply Sequencing And Ramp Rates (1)

The state of the s										
	PARAMETER	MIN	TYP	MAX	UNIT					
V <sub>CC_FT</sub>	Fall rate	See Figure 9-1	0.1			ms				
V <sub>CC_RT</sub>	Rise rate	See Figure 9-1	0.1			ms				
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN}$ – 50 mV or when $V_{CC}$ drops to GND)	See Figure 9-1	2			μs				
V <sub>CC_GH</sub>	The level (referenced to $V_{CC}$ ) that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$	See Figure 9-2			1.2	V				
V <sub>CC_MV</sub>	The minimum voltage that $V_{CC}$ can glitch down to without causing a reset ( $V_{CC\_GH}$ must not be violated)	See Figure 9-2	1.5			V				
V <sub>CC_GW</sub>	Glitch width that does not cause a functional disruption	See Figure 9-2			10	μs				
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.75	1		V				
$V_{PORR}$	Voltage trip point of POR on rising V <sub>CC</sub>			1.2	1.5	V				

<sup>(1)</sup>  $T_A = -40$ °C to +125°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 9-2 and Table 9-1 provide more information on how to measure these specifications.




Figure 9-2. Glitch Width, Glitch Height, and Minimum Glitch Voltage

 $V_{POR}$  is critical to the power-on reset.  $V_{POR\ R}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 9-3 and Table 9-1 provide more details on this specification.




Figure 9-3. V<sub>POR</sub>

## 10 Layout

## 10.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9539-Q1, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the  $V_{CC}$  pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9539-Q1 as possible. These best practices are shown in Figure 10-1.

For the layout example provided in Figure 10-1, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CC}$ ) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which must attach to  $V_{CC}$  or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in Figure 10-1.



## 10.2 Layout Example




Figure 10-1. TCA9539-Q1 Layout



## 11 Device and Documentation Support

## 11.1 Documentation Support

### 11.1.1 Related Documentation

For related documentation see the following:

- Understanding the I2C Bus, SLVA704
- I2C Pull-up Resistor Calculation, SLVA689
- Introduction to Logic, SLVA700
- Maximum Clock Frequency of I2C Bus Using Repeaters, SLVA695
- I2C Bus Pull-Up Resistor Calculation, SLVA689

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9539QPWRQ1	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TCA539Q
TCA9539QPWRQ1.A	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TCA539Q
TCA9539QPWRQ1.B	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TCA539Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TCA9539-Q1:

Catalog: TCA9539

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$  Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Jun-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9539QPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jun-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9539QPWRQ1	TSSOP	PW	24	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated