

SN74LVC1G3157 Single-Pole Double-Throw Analog Switch

1 Features

- ESD protection exceeds JESD 22
 - 2000V Human Body Model (A114-A)
 - 1000V Charged-Device Model (C101)
- 1.65V to 5.5V V_{CC} operation
- Qualified for 125°C operation
- Specified break-before-make switching
- Rail-to-rail signal handling
- Operating frequency typically 340MHz at room temperature
- High speed, typically 0.5ns ($V_{CC} = 3V$, $C_L = 50pF$)
- Low ON-state resistance, typically ≉6Ω (V_{CC} =
- Latch-up performance exceeds 100mA Per JESD 78, class II

2 Applications

- Wearables and mobile devices
- Portable computing
- Internet of things (IoT)
- Audio signal routing
- Remote radio unit
- Portable medical equipment
- Surveillance
- Home automation
- I2C/SPI/UART bus multiplexing
- Wireless charging

3 Description

This single channel single-pole double-throw (SPDT) analog switch is designed for 1.65V to 5.5V V_{CC} operation.


The SN74LVC1G3157 device handles both analog and digital signals. The SN74LVC1G3157 device allows signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Package Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
	SOT-23 (DBV) (6)	2.90mm × 1.60mm
	SC70 (DCK) (6)	2.00mm × 1.25mm
	SOT (DRL) (6)	1.60mm × 1.20mm
SN74LVC1G3157	SON (DRY) (6)	1.45mm × 1.00mm
	DSBGA (YZP) (6)	1.41mm × 0.91mm
	SON (DSF) (6)	1.00mm × 1.00mm
	X2SON (DTB) (6)	0.80mm × 1.00mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



Table of Contents

1 Features	1 15 Application and Implementation
2 Applications	.1 15.1 Application Information
3 Description	
4 Pin Configuration and Functions	
5 Absolute Maximum Ratings	
6 ESD Ratings	
7 Thermal Information	
8 Recommended Operating Conditions	
9 Electrical Characteristics	7 18.1 Documentation Support21
10 Switching Characteristics 85°C	9 18.2 Receiving Notification of Documentation Updates21
11 Switching Characteristics 125°C	10 18.3 Support Resources21
12 Analog Channel Specifications	
13 Parameter Measurement Information	12 18.5 Electrostatic Discharge Caution21
14 Detailed Description	17 18.6 Glossary21
14.1 Overview	17 19 Revision History21
14.2 Functional Block Diagram	17 20 Mechanical, Packaging, and Orderable
14.3 Feature Description	
14.4 Device Functional Modes	17



4 Pin Configuration and Functions




Figure 4-1. DBV Package, 6-Pin SOT-23 (Top View)




Figure 4-2. DCK Package, 6-Pin SC70 (Top View)




Figure 4-3. DRY Package, 6-Pin SON (Top View)




Figure 4-4. DRL Package, 6-Pin SOT (Top View)




Figure 4-5. DSF Package, 6-Pin SON (Top View)




Figure 4-6. DTB Package, 6-Pin X2SON (Top View)

Table 4-1. Pin Functions

	PIN			
NAME	SOT-23, SC70, SON, X2SON, or SOT	TYPE ⁽¹⁾	DESCRIPTION	
B2	1	I/O	Switch I/O. Set S high to enable.	
GND	2	Р	Ground	
B1	3	I/O	Switch I/O. Set S low to enable.	
Α	4	I/O	Common terminal	
V _{CC}	5	Р	Power supply	
S	6	I	Select	

(1) I = input, O = output, P = power






Figure 4-7. YZP Package, 6-Pin DSBGA (Bottom View)



Table 4-2. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	ITPE\''	DESCRIPTION
A1	B2	I/O	Switch I/O. Set S high to enable.
A2	S	I	Select
B1	GND	Р	Ground
B2	V _{CC}	Р	Power supply
C1	B1	I/O	Switch I/O. Set S low to enable.
C2	A	I/O	Common terminal

(1) I = input, O = output, P = power

5 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.5	6	V
V _{IN}	Control input voltage ^{(2) (3)}	-0.5	6	V
V _{I/O}	Switch I/O voltage ^{(2) (3) (4) (5)}	-0.5	V _{CC} + 0.5V	V
I _{IK}	Control input clamp current V _{IN} < 0	-50		mA
I _{I/OK}	I/O port diode current $V_{I/O} < 0$ or $V_{I/O} > V_{CC}$	-50	50	mA
I _{I/O}	On-state switch current ⁽⁶⁾ V _{I/O} = 0 to V _{CC}	-128	128	mA
	Continuous current through V _{CC} or GND	-100	100	mA
TJ	Junction temperature		150	С
T _{stg}	Storage temperature	-65	150	С

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground unless otherwise specified.
- (3) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (4) This value is limited to 5.5V maximum.
- (5) V_I , V_O , V_A , and V_{Bn} are used to denote specific conditions for $V_{I/O}$.
- (6) I_{I} , I_{O} , I_{A} , and I_{Bn} are used to denote specific conditions for $I_{I/O}$.

6 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



7 Thermal Information

				SN74LV	C1G3157			
	THERMAL METRIC	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	DRY (SON)	DTB (X2SON)	YZP (DSBGA)	UNIT
		6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	258.2	286.4	244.1	284.2	324.5	129.4	°C/W
R _θ JC(top)	Junction-to-case (top) thermal resistance	182.8	224.6	112.5	138.6	150.5	1.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	142.8	143.7	109.9	170.9	239.0	40.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	118.4	124.5	9.3	13.7	17.2	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	142.2	142.8	109.3	167.9	238.3	40.2	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	°C/W

8 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		1.65	5.5	V
V _{I/O}	Switch input or output voltage (Max of V _{CC})		0	V _{CC}	V
V _{IN}	Control input voltage		0	5.5	V
\ /	High-level input voltage, control	V _{CC} = 1.65V to 1.95V	V _{CC} * 0.75		V
V_{IH}	input	V _{CC} = 2.3V to 5.5V	V _{CC} * 0.7		V
\/	Low-level input voltage, control	V _{CC} = 1.65V to 1.95V		V _{CC} * 0.25	V
V_{IL}	input	V _{CC} = 2.3V to 5.5V		V _{CC} * 0.3	V
		V _{CC} = 1.8 ± 0.15V		20	
A+/A>,	Input transition rise or fall rate	$V_{CC} = 2.5 \pm 0.2 V$		20	no/\/
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3V \pm 0.3V$		10	ns/V
		$V_{CC} = 5V \pm 0.5V$		10	

⁽¹⁾ All unused inputs of the device must be held at VCC or GND to ensure proper device operation. See the Implications of Slow or Floating CMOS Inputs application report.



9 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER		TEST C	ONDITIONS		MIN TYP	MAX	UNIT
SN74L\	/C1G3157				1			
		v _{cc} v	V _{I/o} V	I _O mA	TA			
					25°C	11		
			V _I = 0V	I _O = 4mA	-40°C to +85°C		20	
					-40°C to +125°C		20	
		1.65			25°C	15		
			V _I = 1.65	$I_O = -4mA$	-40°C to +85°C		50	
					-40°C to +125°C		50	
					25°C	8		
			V _I = 0V	I _O = 8mA	-40°C to +85°C		12	
					-40°C to +125°C		12	
		2.3			25°C	11		
l			V _I = 2.3V	I _O = -8mA	-40°C to +85°C		30	
					-40°C to +125°C		30	
					25°C	7		
r _{ON}	ON-state switch resistance ⁽²⁾		V _I = 0V	I _O = 24mA	-40°C to +85°C		9	Ω
		3 V ₁ = 3			-40°C to +125°C		9	
					25°C	9		
			V _I = 3V	I _O = -24mA	-40°C to +85°C		20	
					-40°C to +125°C		20	
					25°C	6		
			V _I = 0V	I _O = 30mA	-40°C to +85°C		7	
					-40°C to +125°C		7	
				I _O = 30mA	25°C	7		
		4.5	V _I = 2.4V		-40°C to +85°C		12	
					-40°C to +125°C		12	
					25°C	7		
			V _I = 4.5V	I _O = -30mA	-40°C to +85°C		15	
					-40°C to +125°C		15	
					25°C		200	
		1.65		I _A = -4mA	-40°C to +85°C		200	
					-40°C to +125°C		200	
					25°C		75	
		2.3		I _A = -8mA	-40°C to +85°C		75	
	ON-state switch resistance				-40°C to +125°C		75	Ω
r _{range}	over signal range ^{(2) (3)}		$0 \le V_{Bn} \le V_{CC}$		25°C		25	
		3		I _A = -24mA	-40°C to +85°C		25	
				,	-40°C to +125°C		25	
					25°C		15	
		4.5	I _A = -30mA	-40°C to +85°C		15	-	
				.,	-40°C to +125°C		15	



Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER		TEST C	ONDITIONS		MIN TYP	MAX	UNIT
					25°C	0.5		
		1.65	V _{Bn} = 1.15V	$I_A = -4mA$	-40°C to +85°C	0.5		
					-40°C to +125°C	0.5		
				I _A = -8mA	25°C	0.1		
		2.3	V _{Bn} = 1.6V		-40°C to +85°C	0.1		
	Maximum ON resistance				-40°C to +125°C	0.3		_
∆r _{ON}	between any two channels (2) (4) (5)				25°C	0.1		Ω
		3	V _{Bn} = 2.1V	I _A = -24mA	-40°C to +85°C	0.1		
					-40°C to +125°C	0.3		
					25°C	0.1		
		4.5	V _{Bn} = 3.15V	I _A = -30mA	-40°C to +85°C	0.1		
					-40°C to +125°C	0.2		
					25°C	110		
		1.65		I _A = -4mA	-40°C to +85°C	110		
				A	-40°C to +125°C	110		
			_		25°C	26		
		2.3		I _A = -8mA	-40°C to +85°C	26		
	ON resistance			, S.I.V.	-40°C to +125°C	40		
on(flat)	flatness ⁽²⁾ (4) (6)		$0 \le V_{Bn} \le V_{CC}$		25°C	9		Ω
	3		I _A = -24mA	-40°C to +85°C	9			
					-40°C to +125°C	10		-
					25°C	4		
		4.5		I _A = -30mA	-40°C to +85°C	4		
		1.0		IA COITE	-40°C to +125°C	5		1
					25°C	±0.05	±0.1	
l _{off} (7)	Switch OFF leakage current	1 65 to 5 5	$0 \le V_1, V_0 \le V_0$	20	-40°C to +85°C	10.00	±1	μΑ
OII	Owner of Floakage ourrone	1.00 to 0.0	0 - 1, 10 - 10		-40°C to +125°C		±1	μ/ι
					25°C		±0.1	
۱۵٬ ۱	ON-state switch leakage	5.5	$V_I = V_{CC}$ or GN	ID Vo = Open	-40°C to +85°C		±1	μΑ
S(on)	current	0.0	V1 VCC 01 011	ib, vo open	-40°C to +125°C		±1	μ/ι
					25°C	±0.05	±0.1	
I _{IN}	Control input current	0 to 5.5	$0 \le V_{IN} \le V_{CC}$		-40°C to +85°C	10.00	±1	μΑ
IN	Control input current	0 10 0.0	0 - VIN - VCC		-40°C to +125°C		±1	μ/ι
					25°C		<u>- '</u>	
امما	Supply current	5.5	S = V _{CC} or GN	D	-40°C to +85°C		10	μΑ
СС	Зарру сапен	3.3	2 - 400 01 014	Б	-40°C to +125°C		35	μΛ
					25°C		500	
٨١	Quiescent Device Current,	5.5	S = V _{CC} - 0.6V		-40°C to +85°C		500	
ΔI _{CC} I _{DD} Max	I _{DD} Max	3.5	3 - V _{CC} - 0.6V					μA
					-40°C to +125°C	2.7	500	
- .	Control input conscitones	5	S (\\DD\\3)		25 C −40°C to +85°C			nE
CI	Control input capacitance	5	S (VDD/2)			2.7		pF
					-40°C to +125°C	2.7		
^	Switch input/output	_	D= (\(\(\text{D} \(\text{D} \(\text{C} \(\text{C} \) \)		25°C	5.2		
$C_{io(off)}$	capacitance	5 Bn (VDD/2)			-40°C to +85°C	5.2		pF
					–40°C to +125°C	5.2		



Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER		TEST CONDITIONS			TYP N	IAX	UNIT	
			25°C		17.3				
		Bn (VDD/2)	-40°C to +85°C		17.3				
	Switch input/output	5		-40°C to +125°C		17.3		- pF	
C _{io(on)}	capacitance	3	A (VDD/2)	25°C		17.3			
				-40°C to +85°C		17.3		1	
				-40°C to +125°C		17.3			

- (1) $T_A = 25^{\circ}C$
- (2) Measured by the voltage drop between I/O pins at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages on the two (A or B) ports.
- (3) Specified by design
- (4) $\Delta r_{on} = r_{on(max)} r_{on(min)}$ measured at identical V_{CC} , temperature, and voltage levels
- (5) This parameter is characterized, but not production tested.
- (6) Flatness is defined as the difference between the maximum and minimum values of on-state resistance over the specified range of conditions.
- (7) I_{off} is the same as $I_{S(off)}$ (off-state switch leakage current).

10 Switching Characteristics 85°C

 $T_A = -40 \text{ to } +85^{\circ}\text{C}^{(1)}^{(2)}^{(3)}$

	Parameter	FROM (INPUT)	то (оитрит)	V _{cc}	MIN	NOM	MAX	UNIT
				1.8V ± 0.15V			2	
	$R_L = 250\Omega$, $C_L = 50pF$, $V_{load} = V_{CC}$	A or Bn	Bn or A	2.5V ± 0.2V			1.2	ns
t _{pd}	N _L - 25002, C _L - 50pF, V _{load} - V _{CC}	A OI BII	BITOLA	3.3V ± 0.3V			8.0	115
				5V ± 0.5V			0.3	
				1.8 V ± 0.15 V	5		24	
	$R_L = 250\Omega$, $C_L = 50pF$, $V_{load} = V_{CC}$		Bn	2.5V ± 0.2V	3.5		14	ns
t _{en}		- S		3.3V ± 0.3V	2.5		7.6	
				5V ± 0.5V	1.7		5.7	
				1.8V ± 0.15V	3		13	
	$R_L = 250\Omega$, $C_L = 50pF$, $V_{load} = V_{CC}$, $V_{\blacktriangle} =$			2.5V ± 0.2V	2		7.5	
t _{dis}	0.3V			3.3V ± 0.3V	1.5		6	
				5V ± 0.5V	8.0		5	
				1.8V ± 0.15V	0.5			
_	Brook before make time			2.5V ± 0.2V	0.5			
T _{B-M}	Break before make time			3.3V ± 0.3V	0.5			ns
				5V ± 0.5V	0.5			

⁽¹⁾ t_{pd} is the slower of t_{PLH} or t_{PHL}. The propagation delay is calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impednace).

- (2) t_{en} is the slower of t_{PZL} or t_{PZH}.
- (3) t_{dis} is the slower of t_{PLZ} or t_{PHZ} .



11 Switching Characteristics 125°C

 $T_A = -40 \text{ to } +125^{\circ}\text{C}$

	Parameter	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN	NOM	MAX	UNIT
				1.8V ± 0.15V			2	
t _{pd}	$R_L = 250\Omega$, $C_L = 50$ pF, $V_{load} = V_{CC}$	A or Bn	Bn or A	$2.5V \pm 0.2V$			1.2	ns
	11 - 23012, OL - 30pr, V _{load} - VCC	AOIBII	BITOTA	$3.3V \pm 0.3V$			8.0	115
				5V ± 0.5V			0.5	
t _{en}				1.8V ± 0.15V	1		24.5	
	$R_L = 250\Omega$, $C_L = 50pF$, $V_{load} = V_{CC}$			2.5V ± 0.2V	1		14.5	
		-s		3.3V ± 0.3V	2.5		8	
			D.	5V ± 0.5V	1.7		7	
	$R_L = 250\Omega$, $C_L = 50pF$, $V_{load} = V_{CC}$, $V_{\blacktriangle} = 0.3V$		Bn	1.8V ± 0.15V	2.5		13.5	
				2.5V ± 0.2V	2		8	
t _{dis}				3.3V ± 0.3V	1.5		6.5	
				5V ± 0.5V	0.8		5	
				1.8V ± 0.15V	0.5			
_	Durally hafava weeks times			2.5V ± 0.2V	0.5			
T _{B-M}	Break before make time			3.3V ± 0.3V	0.5			ns
				5V ± 0.5V	0.5			



12 Analog Channel Specifications

over operating free-air temperature range (unless otherwise noted)

PARAMETE R	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	MIN NOM I	ИΑХ	UNIT	
				1.65V	340			
Frequency response	A or Bn	Bn or A	$R_L = 50\Omega$, $f_{in} = sine$	2.3V	340		MHz	
(switch on) ⁽¹⁾	A OI BII	BII OI A	wave	3V	340		IVITIZ	
				4.5V	340			
				1.65V	-54			
Crosstalk (between	B1 or B2	B2 or B1	R _L = 50Ω, f _{i n} =	2.3V	-54		dB	
switches) ⁽²⁾	B101B2	B2 01 B1	10MHz (sine wave)	3V	-54		uБ	
,				4.5V	-54			
				1.65V	-57			
Feed through	A D	D	$C_L = 5pF, R_L =$	2.3V	-57		4D	
attenuation (switch off)(2)	A or Bn	Bn or A	50Ω, f _{in} = 10MHz (sine wave)	3V	-57		dB	
,			,	4.5V	-57			
Charge	0 () (-) (DD (0)		$C_L = 0.1 \text{nF}, R_L = 1$	3.3V	3		0	
injection	S (Vs = VDD/2)	Α	MΩ	5V	7		рС	
		Bn or A	$\begin{aligned} &V_{l}=1.4V_{p\text{-p}}, \text{Vbias}\\ &=\text{Vcc/2}, R_{L}=\\ &10\text{k}\Omega, f_{in}=600\text{Hz}\\ &\text{to 20\text{kHz (sine}}\\ &\text{wave)} \end{aligned}$	1.65V	0.5			
Total	A or Bn		$\begin{array}{c} V_{l}=2.0V_{p\text{-}p}, \text{Vbias} \\ = \text{Vcc/2}, R_{L}=\\ 10k\Omega, f_{in}=600\text{Hz} \\ \text{to 20kHz (sine} \\ \text{wave)} \end{array}$	2.3V	0.025			
harmonic distortion			$\begin{array}{l} V_{l}=2.5V_{p\text{-}p}, \text{Vbias} \\ = \text{Vcc/2}, R_{L}=\\ 10k\Omega, f_{in}=600\text{Hz}\\ \text{to 20kHz (sine}\\ \text{wave)} \end{array}$		0.015		%	
			$\begin{array}{c} V_{l}=4.0V_{p\text{-}p}, \text{Vbias} \\ = \text{Vcc/2}, R_{L}=\\ 10k\Omega, f_{in}=600\text{Hz} \\ \text{to 20kHz (sine} \\ \text{wave)} \end{array}$	4.5V	0.01			

Set fin to 0dBm and provide a bias of 0.4V. Increase fin frequency until the gain is 3dB below the insertion loss. Set fin to 0dBm and provide a bias of 0.4V. (1)



13 Parameter Measurement Information





Figure 13-1. ON-State Resistance Test Circuit



Condition 1: $V_I = GND$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = GND$

Figure 13-2. OFF-State Switch Leakage-Current Test Circuit





Figure 13-3. ON-State Switch Leakage-Current Test Circuit


Submit Document Feedback



TEST	S1
t _{PLH} /t _{PHL}	Open
$\mathbf{t}_{\scriptscriptstyle{\mathrm{PLZ}}}/\mathbf{t}_{\scriptscriptstyle{\mathrm{PZL}}}$	V _{LOAD}
$t_{\text{PHZ}}/t_{\text{PZH}}$	GND

LOAD CIRCUIT

.,	INPU			.,			.,
V _{cc}	V,	t,/t,	V _M V _{LOAD}		C _L	R _⊾	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V
2.5 V ± 0.2 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{o} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $\dot{t}_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

Figure 13-4. Load Circuit and Voltage Waveforms






Figure 13-5. Frequency Response (Switch On)




Figure 13-6. Crosstalk (Between Switches)






Figure 13-7. Feed Through




Figure 13-8. Charge-Injection Test






Figure 13-9. Total Harmonic Distortion




Figure 13-10. Break-Before-Make Internal Timing



14 Detailed Description

14.1 Overview

The SN74LVC1G3157 device is a single-pole double-throw (SPDT) analog switch designed for 1.65V to 5.5V V_{CC} operation. The SN74LVC1G3157 device can handle analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

14.2 Functional Block Diagram




Figure 14-1. Logic Diagram (Positive Logic)

14.3 Feature Description

The 1.65V to 5.5V supply operation allows the device to function in many different systems comprised of different logic levels, allowing rail-to-rail signal switching. Either the B1 channel or the B2 channel is activated depending upon the control input. If the control input is low, B1 channel is selected. If the control input is high, B2 channel is selected.

14.4 Device Functional Modes

Table 14-1 lists the ON channel when one of the control inputs is selected.

Table 14-1. Function Table

CONTROL INPUTS	ON CHANNEL
L	B1
Н	B2

15 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

15.1 Application Information

The SN74LVC1G3157 SPDT analog switch is flexible enough for use in a variety of circuits such as analog audio routing, power-up monitor, memory sharing, and so on. For details on the applications, see SN74LVC1G3157 and SN74LVC2G53 SPDT Analog Switches.

15.2 Typical Application




Figure 15-1. Typical Application Schematic

15.2.1 Design Requirements

The inputs can be analog or digital, but TI recommends waiting until V_{CC} has ramped to a level in Section 8 before applying any signals. Appropriate termination resistors should be used depending on the type of signal and specification. The Select pin should not be left floating; either pull up or pull down with a resistor that can be overdriven by a GPIO.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

15.2.2 Detailed Design Procedure

Using this circuit idea, a system designer can ensure a component or subsystem power has ramped up before allowing signals to be applied to its input. This is useful for integrated circuits that do not have overvoltage tolerant inputs. The basic idea uses a resistor divider on the VCC1 power rail, which is ramping up. The RC time constant of the resistor divider further delays the voltage ramp on the select pin of the SPDT bus switch. By carefully selecting values for R1, R2, and C, it is possible to ensure that VCC1 will reach its nominal value before the path from A to B2 is established, thus preventing a signal being present on an I/O before the device/ system is powered up. To ensure the minimum desired delay is achieved, the designer should use Equation 1 to calculate the time required from a transition from ground (0V) to half the supply voltage (VCC1/2).

$$Set\left(\frac{R2}{R1 + R2} \times VCC1 > VIH\right) of the select pin$$
(1)

Choose Rs and C to achieve the desired delay. When V_S goes high, the signal will be passed.

15.2.3 Application Curve




Figure 15-2. V_S Voltage Ramp



16 Power Supply Recommendations

Most systems have a common 3.3V or 5V rail that can supply the V_{CC} pin of this device. If this is not available, a Switch-Mode-Power-Supply (SMPS) or a Linear Dropout Regulator (LDO) can be used to provide supply to this device from another voltage rail.

17 Layout

17.1 Layout Guidelines

TI recommends keeping signal lines as short as possible. TI also recommends incorporating microstrip or stripline techniques when signal lines are greater than 1 inch in length. These traces must be designed with a characteristic impedance of either 50Ω or 75Ω , as required by the application. Do not place this device too close to high-voltage switching components, as they may interfere with the device.

17.2 Layout Example




Figure 17-1. Recommended Layout Example

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



18 Device and Documentation Support

18.1 Documentation Support

18.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs
- Texas Instruments, SN74LVC1G3157 and SN74LVC2G53 SPDT Analog Switches

18.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

18.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

18.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

18.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

18.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

19 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (August 2022) to Revision N (May 2025)	Page
Updated V _{CC} and V _{I/O} voltage	5
Updated thermal parameters for DBV and DCK	
Updated r _{range}	
 Updated enable timing for 85°C 1.8V and 125°C 5V conditions 	
 Updated disable timing for 85°C 5V and 125°C 3.3V, 5V conditions 	
Updated THD test conditions and 1.65V specification	11
Changes from Revision L (May 2017) to Revision M (August 2022)	Page
 Updated the numbering format for tables, figures, and cross-references throughout the 	document1
Updated the Pin Configuration and Functions section	3
Updated the equation in the Detailed Design Procedure section	10
	I 8



Cł	hanges from Revision K (January 2017) to Revision L (May 2017)	Page
•	Deleted Feature "Useful for Both Analog and Digital Applications"	
•	Deleted Feature "High Degree of Linearity"	1
•	Changed the first sentence of the <i>Description</i> From: "This single-pole double-throw (SPDT)" To channel single pole double-throw (SPDT)"	
	Added the X2SON (DTB) package to the <i>Device Information</i>	
•	Added the X2SON (DTB) Package, to the Pin Configuration and Functions	
•	Changed Figure 13-2, From: SW1 = V_{IL} to SW1 = V_{IH} , From: SW2 = V_{IH} to: SW2 = V_{IL}	
•	Changed Figure 13-5	
•	Added a series 50-Ω resistor on B1 in Figure 13-6	
•	Changed Figure 13-7	
	hanges from Bayleian I / June 2016) to Bayleian K / January 2017)	Paga
	hanges from Revision J (June 2016) to Revision K (January 2017) Added new applications to Applications section	Page
<u>C</u> l····································	hanges from Revision I (June 2015) to Revision J (June 2016) Deleted 200V Machine Model (A115-A) from Features Changed Feature From: "Operating Frequency Typically 300MHz at Room Temperature" To: "Of Frequency Typically 340MHz at Room Temperature" Updated Device Information table Updated pinout images for all Packages Added Receiving Notification of Documentation Updates section	1 perating 1 1
Cł	hanges from Revision H (May 2012) to Revision I (June 2015) Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, For	Page
•	Description section, Device Functional Modes, Application and Implementation section, Power S Recommendations section, Layout section, Device and Documentation Support section, and Me Packaging, and Orderable Information section	Supply echanical,
•	Updated Features	
Cł	hanges from Revision G (September 2011) to Revision H (May 2012)	Page
•	Changed YZP with correct pin labels.	3

20 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com

23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74LVC1G3157DBVR1G4.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC55
74LVC1G3157DBVR1G4.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC55
74LVC1G3157DRLRG4.B	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C57
74LVC1G3157DSFRG4.B	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC55, CC5F, CC5K, CC5R) CC5S
SN74LVC1G3157DBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC55, CC5F, CC5K, CC5R) CC5S
SN74LVC1G3157DBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC55, CC5F, CC5K, CC5R) CC5S
SN74LVC1G3157DCK3	Obsolete	Production	SC70 (DCK) 6	-	-	Call TI	Call TI	-40 to 125	C5Z
SN74LVC1G3157DCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C55, C5F, C5J, C5 R)
SN74LVC1G3157DCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C55, C5F, C5J, C5 R)
SN74LVC1G3157DCKR.B	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C55, C5F, C5J, C5 R)
SN74LVC1G3157DRLR	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(C57, C5R)
SN74LVC1G3157DRLR.A	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C57, C5R)
SN74LVC1G3157DRLR.B	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C57, C5R)
SN74LVC1G3157DRY2	Obsolete	Production	SON (DRY) 6	-	=	Call TI	Call TI	-40 to 125	C5
SN74LVC1G3157DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DRYR.A	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DRYR.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DSFR	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DSFR.A	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DSFR.B	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5
SN74LVC1G3157DTBR	Active	Production	X2SON (DTB) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7X

23-May-2025

www.ti.com

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LVC1G3157DTBR.B	Active	Production	X2SON (DTB) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7X
SN74LVC1G3157YZPR	Active	Production	DSBGA (YZP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C5N
SN74LVC1G3157YZPR.B	Active	Production	DSBGA (YZP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	C5N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G3157:

Automotive: SN74LVC1G3157-Q1

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

NOTE: Qualified Version Definition

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 14-Dec-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G3157DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G3157DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
SN74LVC1G3157DRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
SN74LVC1G3157DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G3157DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G3157DTBR	X2SON	DTB	6	3000	180.0	9.5	0.94	1.13	0.41	2.0	8.0	Q2
SN74LVC1G3157YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 14-Dec-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
SN74LVC1G3157DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G3157DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
SN74LVC1G3157DRYR	SON	DRY	6	5000	189.0	185.0	36.0
SN74LVC1G3157DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G3157DSFR	SON	DSF	6	5000	210.0	185.0	35.0
SN74LVC1G3157DTBR	X2SON	DTB	6	3000	189.0	185.0	36.0
SN74LVC1G3157YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0



PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:


NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207181/G








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.






NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

 4. The size and shape of this feature may vary.
- 5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.






NOTES: (continued)



^{6.} This package is designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

^{7.} Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated