



The Future of Analog IC Technology®

# MP2451

## 36V, 2MHz, 0.6A Step-Down Converter

### DESCRIPTION

The MP2451 is a high frequency (2MHz) step-down switching regulator with integrated internal high-side high voltage power MOSFET. It provides single 0.6A (or less) highly efficient output with current mode control for fast loop response.

The wide 3.3V to 36V input range accommodates a variety of step-down applications in automotive input environment. A 3 $\mu$ A shutdown mode quiescent current allows use in battery-powered applications.

High power conversion efficiency over a wide load range is achieved by scaling down the switching frequency at light load condition to reduce the switching and gate driving losses.

Frequency fold-back helps prevent inductor current runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation.

The MP2451 is available in the cost-effective SOT23-6 and TSOT23-6 packages.

### FEATURES



- 130 $\mu$ A Operating Quiescent Current
- Wide 3.3V to 36V Operating Input Range
- 500m $\Omega$  Internal Power MOSFET
- 2MHz fixed Switching Frequency
- Internally compensated
- Stable with Ceramic Output Capacitors
- Internal Soft-Start
- Precision Current Limit Without Current Sensing Resistor
- > 90% Efficiency
- Output Adjustable from +0.8V to  $0.8 \times V_{IN}$
- 3 $\mu$ A Low Shutdown Supply Current
- SOT23-6 and TSOT23-6 Packages

### APPLICATIONS

- High Voltage Power Conversion
- Automotive Systems
- Industrial Power Systems
- Distributed Power Systems
- Battery Powered Systems

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

### TYPICAL APPLICATION



## ORDERING INFORMATION

| Part Number* | Package  | Top Marking |
|--------------|----------|-------------|
| MP2451DT     | SOT23-6  | See Below   |
| MP2451DJ     | TSOT23-6 | See Below   |

\* For Tape & Reel, add suffix -Z (e.g. MP2451DT-Z)  
For RoHS Compliant Packaging, add suffix -LF (e.g. MP2451DT-LF-Z)

## TOP MARKING (MP2451DT)

| V7YW


I: Lead & halogen free ID  
V7: Product code of MP2451DT  
Y: Year code  
W: Week code

## TOP MARKING (MP2451DJ)

| AMLY

I: Lead & halogen free ID  
AML: Product code of MP2451DJ  
Y: Year code

## PACKAGE REFERENCE



**ABSOLUTE MAXIMUM RATINGS** <sup>(1)</sup>

|  |                                    |
|--|------------------------------------|
| Supply Voltage ( $V_{IN}$ ).....                                   | -0.3V to 40V                       |
| Switch Voltage ( $V_{SW}$ ).....                                   | -0.3V to $V_{IN(MAX)} + 0.3V$      |
| BST to SW .....  | -0.3 to 6.0V                       |
| Enable ( $V_{EN}$ ) .....  | 8V                                 |
| Enable Sink Current ( $I_{EN}$ ) .....                             | 100 $\mu$ A                        |
| All Other Pins .....   | -0.3V to 5.0V                      |
| Continuous Power Dissipation ( $T_A=+25^{\circ}C$ ) <sup>(2)</sup> | 0.57W                              |
| Junction Temperature .....   | 150 $^{\circ}C$                    |
| Lead Temperature .....   | 260 $^{\circ}C$                    |
| Storage Temperature .....  | -65 $^{\circ}C$ to 150 $^{\circ}C$ |

**Recommended Operating Conditions** <sup>(3)</sup>

|  |                                     |
|--|-------------------------------------|
| Supply Voltage $V_{IN}$ .....            | 3.3V to 36V                         |
| Output Voltage $V_{OUT}$ .....           | +0.8V to $0.8 \cdot V_{IN}$         |
| Operating Junction Temp. ( $T_J$ ) ..... | -40 $^{\circ}C$ to +125 $^{\circ}C$ |

| <b>Thermal Resistance</b> <sup>(4)</sup> | $\theta_{JA}$ | $\theta_{JC}$        |
|--|---------------|----------------------|
| SOT23-6 .....                            | 220 .....     | 110 .. $^{\circ}C/W$ |
| TSOT23-6 .....                           | 220 .....     | 110 .. $^{\circ}C/W$ |

**Notes:**

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J(MAX)$ , the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D(MAX) = (T_J(MAX) - T_A) / \theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

**ELECTRICAL CHARACTERISTICS****V<sub>IN</sub> = 12V, V<sub>EN</sub> = 2V, T<sub>A</sub> = 25°C, unless otherwise noted.**









| Parameter                                 | Condition                                  | Min   | Typ   | Max   | Units |
|---|--|-------|-------|-------|-------|
| Feedback Voltage                          | 4.0V < V <sub>IN</sub> < 36V               | 0.778 | 0.794 | 0.810 | V     |
|   | 3.3V < V <sub>IN</sub> < 4.0V              | 0.770 | 0.794 | 0.818 | V     |
| Upper Switch On Resistance                | V <sub>BST</sub> -V <sub>SW</sub> =5V      |       | 500   |       | mΩ    |
| Upper Switch Leakage                      | V <sub>EN</sub> = 0V, V <sub>SW</sub> = 0V |       | 0.1   | 1     | μA    |
| Current Limit                             |  |       | 1.0   |       | A     |
| COMP to Current Sense Transconductance    | G <sub>CS</sub>                            |       | 3     |       | A/V   |
| Minimum Operating V <sub>IN</sub> Voltage |  | 3.3   |       |       | V     |
| V <sub>IN</sub> UVLO Up Threshold         |  | 2.7   |       | 3.2   | V     |
| V <sub>IN</sub> UVLO Hysteresis           |  |       | 0.4   |       | V     |
| Soft-start time                           | FB from 0 to 1.8V                          |       | 0.5   |       | msec  |
| Oscillator Frequency                      |  | 1600  | 2000  | 2400  | kHz   |
| Minimum Switch On Time                    |  |       | 100   |       | ns    |
| Shutdown Supply Current                   | V <sub>EN</sub> = 0V                       |       | 3     | 15    | μA    |
| Average Quiescent Supply Current          | No load, V <sub>FB</sub> =0.9              |       | 130   |       | uA    |
| Thermal Shutdown                          |  |       | 150   |       | °C    |
| Enable up Threshold                       |  | 1.4   | 1.55  | 1.7   | V     |
| Enable Threshold Hysteresis               |  |       | 0.3   |       | V     |
| Enable Clamping Voltage                   |  |       | 7.5   |       | V     |

**PIN FUNCTIONS**

| Pin # | Name | Description  |
|-------|------|--|
| 1     | BST  | Bootstrap. This is the positive power supply for the internal floating high side MOSFET driver. Connect a bypass capacitor between this pin and SW pin.  |
| 2     | GND  | Ground. It should be connected as close as possible to the output capacitor avoiding the high current switch paths.  |
| 3     | FB   | Feedback. This is the input to the error amplifier. An external resistive divider connected between the output and GND is compared to the internal +0.8V reference to set the regulation voltage.                |
| 4     | EN   | Enable input. Pulling this pin below the specified threshold shuts the chip down. Pulling it above the specified threshold enables the chip. Floating this pin shuts the chip down.                              |
| 5     | VIN  | Input Supply. This supplies power to all the internal control circuitry, both BS regulators and the high side switch. A decoupling capacitor to ground is required close to this pin to reduce switching spikes. |
| 6     | SW   | Switch node. This is the output from the high-side switch. A low V <sub>F</sub> Schottky diode to ground is required close to this pin to reduce switching spikes.   |



## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 12V$ ,  $C_1 = 4.7\mu F$ ,  $C_2 = 10\mu F$ ,  $L = 3.3\mu H$  and  $T_A = +25^\circ C$ , unless otherwise noted.



**TYPICAL PERFORMANCE CHARACTERISTICS** *(continued)*

$V_{IN} = 12V$ ,  $C1 = 4.7\mu F$ ,  $C2 = 10\mu F$ ,  $L = 3.3\mu H$  and  $T_A = +25^\circ C$ , unless otherwise noted.



## FUNCTION BLOCK DIAGRAM




Figure 1—Function Block Diagram

## OPERATION

The MP2451 is a 2MHz, non-synchronous, step-down switching regulator with integrated internal high-side high voltage power MOSFET. It provides internally compensated single 0.6A highly efficient output with current mode control. It features wide input voltage range, internal soft-start control, and precision current limit. Its very low operational quiescent current suits it for battery powered applications.

### PWM Control

At moderate to high output current, the MP2451 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The power MOSFET is turned on and remains on until its current reaches the value set by COMP voltage. When the power switch is off, it remains off for at least 100ns before the next cycle starts.

If, in one PWM period, the current in the power MOSFET does not reach COMP set current value, the power MOSFET remains on, saving a turn-off operation.

### Pulse Skipping Mode

At light load condition, the MP2451 goes into pulse skipping mode to improve light load efficiency. Pulse skipping decision is based on its internal COMP voltage. If COMP is lower than the internal sleep threshold, a PAUSE command is generated to block the turn-on clock pulse so the power MOSFET is not commanded ON subsequently, saving gate driving and switching losses. This PAUSE command also puts the whole chip into sleep mode, consuming very low quiescent current to further improve the light load efficiency.

When COMP voltage is higher than the sleep threshold, the PAUSE signal is reset so the chip is back into normal PWM operation. Every time when the PAUSE changes states from low to high, a turn-on signal is generated right away, turning on the power MOSFET.

### Error Amplifier

The Error amplifier is composed of an internal OP-AMP with an R-C feedback network connected between its output node (internal COMP node) and its negative input node (FB). When FB is lower than its internal reference voltage (REF), the COMP output is then driven higher by the OP-AMP, causing higher switch peak current output hence more energy delivered to the output. Vice versus.

When connecting to the FB pin, normally there is a voltage divider composed of  $R_{UP}$  and  $R_{DN}$  where  $R_{DN}$  is between FB and GND while  $R_{UP}$  is between the voltage output node and FB.  $R_{UP}$  serves also to control the gain of the error amplifier along with the internal compensation R-C network.

### Internal Regulator

Most of the internal circuitry is powered on by the 2.6V internal regulator. This regulator takes  $V_{IN}$  input and operates in the full  $V_{IN}$  range. When  $V_{IN}$  is greater than 3.0V, the output of the regulator is in full regulation. When  $V_{IN}$  is lower, the output degrades.

### Enable Control

The MP2451 has a dedicated enable control pin EN. With high enough  $V_{IN}$ , the chip can be enabled and disabled by EN pin. This is a HIGH effective logic. Its rising threshold is 1.55V typically and its trailing threshold is about 300mV lower. When floating, EN pin is internally pulled down to GND so the chip is disabled.

When EN is pulled down to 0V, the chip is put into the lowest shutdown current mode. When EN is higher than zero but lower than its rising threshold, the chip is still in shutdown mode but the shutdown current increases slightly.

Internally a zener diode is connected from EN pin to GND pin. The typical clamping voltage of the zener diode is 7.5V. So  $V_{IN}$  can be connected to EN through a high ohm resistor if the system

doesn't have another logic input acting as enable signal. The resistor needs to be designed to limit the EN pin sink current less than 100 $\mu$ A.

### Under Voltage Lockout (UVLO)

$V_{IN}$  Under voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The UVLO rising threshold is about 2.9V while its trailing threshold is about 400mV lower.

### Internal Soft-start

Reference type soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V at a slow pace set by the soft-start time. When it is lower than the internal reference REF, SS overrides the REF so the error amplifier uses SS instead of REF as the reference. When SS is higher than REF, REF gains the control back.

SS is also associated with FB. Though SS can be much lower than FB, it can only be slightly higher than FB. If somehow FB is brought down, SS follows to track FB. This function is designed to accommodate the short-circuit recovery situation. When a short-circuit is removed, the SS ramps up as if it is a fresh soft-start process. This prevents output voltage overshoot.

### Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from thermally running away. When the silicon die temperature is higher than its upper threshold, it shuts down the whole chip. When the temperature is lower than its lower threshold, thermal shutdown is gone so the chip is enabled again.

### Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is about 2.4V with a threshold of about 300mV. During this UVLO, the SS voltage of the controller is reset to zero. When the UVLO is removed, the controller follows soft-start process.



The bootstrap capacitor is charged and regulated to about 5V by the dedicated internal bootstrap regulator. When the voltage between BST and

SW nodes is lower than its regulation, a PMOS pass transistor connected from  $V_{IN}$  to BST is turned on. The charging current path is from  $V_{IN}$ , BST and then to SW. External circuit should provide enough voltage headroom to facilitate the charging.

As long as  $V_{IN}$  is sufficiently higher than SW, the bootstrap capacitor can be charged. When the power MOSFET is ON,  $V_{IN}$  is about equal to SW so the bootstrap capacitor cannot be charged. When the external free wheeling diode is on,  $V_{IN}$  to SW difference is the largest so it is the best period to charge. When there is no current in the inductor, SW equals to the output voltage  $V_{OUT}$  so the difference between  $V_{IN}$  and  $V_{OUT}$  can be used to charge the bootstrap capacitor.

At higher duty cycle operation condition, the time period available to the bootstrap charging is less so the bootstrap capacitor may not be charged sufficiently.

In case the external circuit has not sufficient voltage and time to charge the bootstrap capacitor, extra external circuitry can be used to ensure the bootstrap voltage in normal operation region.

The floating driver's UVLO is not communicated to the controller.

The DC quiescent current of the floating driver is about 20 $\mu$ A. Make sure the bleeding current at SW node is at least higher than this number.

### Current Comparator and Current Limit

The power MOSFET current is accurately sensed via a current sense MOSFET. It is then fed to the high speed current comparator for the current mode control purpose. The current comparator takes this sensed current as one of its inputs. When the power MOSFET is turned on, the comparator is first blanked till the end of the turn-on transition to dodge the noise. Then, the comparator compares the power switch current with COMP voltage. When the sensed current is higher than COMP voltage, the comparator outputs low, turning off the power MOSFET. The

maximum current of the internal power MOSFET is internally limited cycle by cycle.

### Startup and Shutdown

If both  $V_{IN}$  and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents and then the internal regulator is enabled. The regulator provides stable supply for the rest circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET OFF for about 50 $\mu$ s to blank the startup glitches. When the internal soft-start block is enabled, it first holds its SS output low to ensure the rest circuitries are ready and then slowly ramps up.

Three events shut down the chip: EN low,  $V_{IN}$  low, thermal shutdown. In the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. COMP voltage and the internal supply rail are pulled down then. The floating driver is not subject to this shutdown command but its charging path is disabled.

## APPLICATION INFORMATION

### COMPONENT SELECTION

#### Setting the Output Voltage

The output voltage is set using a resistive voltage divider from the output voltage to FB pin. The voltage divider divides the output voltage down to the feedback voltage by the ratio:

$$V_{FB} = V_{OUT} \frac{R2}{R1 + R2}$$

Thus the output voltage is:

$$V_{OUT} = V_{FB} \frac{(R1 + R2)}{R2}$$

The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor.

Choose R1 around 124kΩ for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

**Table 1—Resistor Selection vs. Output Voltage Setting**

| V <sub>OUT</sub> | R1         | R2          |
|------------------|------------|-------------|
| 0.8V             | 124kΩ (1%) | NS          |
| 1.2V             | 124kΩ (1%) | 249kΩ (1%)  |
| 3.3V             | 124kΩ (1%) | 40.2kΩ (1%) |
| 5V               | 124kΩ (1%) | 23.7kΩ (1%) |

#### Inductor

The inductor is required to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current.

Generally, a good rule for determining the inductance to use is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum load current. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L1 = \frac{V_{OUT}}{f_S \times \Delta I_L} \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where V<sub>OUT</sub> is the output voltage, V<sub>IN</sub> is the input voltage, f<sub>S</sub> is the switching frequency, and ΔI<sub>L</sub> is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated by:

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_S \times L1} \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where I<sub>LOAD</sub> is the load current.

Table 2 lists a number of suitable inductors from various manufacturers. The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI requirement.

Table 2—Inductor Selection Guide

| Part Number              | Inductance (μH) | Max DCR (Ω) | Current Rating (A) | Dimensions<br>L x W x H (mm <sup>3</sup> ) |
|--------------------------|-----------------|-------------|--------------------|--|
| <b>Würth Electronics</b> |                 |             |                    |  |
| 7440430022               | 2.2             | 0.028       | 2.5                | 4.8x4.8x2.8                                |
| 744043003                | 3.3             | 0.035       | 2.15               | 4.8x4.8x2.8                                |
| 7447785004               | 4.7             | 0.078       | 2.4                | 5.9x6.2x3.2                                |
| <b>TOKO</b>              |                 |             |                    |  |
| D63CB-#A916CY-2R0M       | 2.0             | 0.019       | 2.36               | 6.2x6.3x3.0                                |
| D62CB-#A916CY-3R3M       | 3.3             | 0.026       | 2.17               | 6.2x6.3x3.0                                |
| D62CB-#A916CY-4R7M       | 4.7             | 0.032       | 2.1                | 6.2x6.3x3.0                                |
| <b>TDK</b>               |                 |             |                    |  |
| LTF5022T-2R2N3R2         | 2.2             | 0.04        | 3.2                | 5.2x5.0x2.2                                |
| LTF5022T-3R3N2R5         | 3.3             | 0.06        | 2.5                | 5.2x5.0x2.2                                |
| LTF5022T-4R7N2R0         | 4.7             | 0.081       | 2.0                | 5.2x5.0x2.2                                |
| <b>COOPER BUSSMANN</b>   |                 |             |                    |  |
| SD25-2R2                 | 2.2             | 0.031       | 2.8                | 5.2x5.2x2.5                                |
| SD25-3R3                 | 3.3             | 0.038       | 2.21               | 5.2x5.2x2.5                                |
| SD25-4R7                 | 4.7             | 0.047       | 1.83               | 5.2x5.2x2.5                                |

The input capacitor (C1) can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1μF, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_S \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

### Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_S \times C2}\right)$$

Where L is the inductor value and R<sub>ESR</sub> is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_S^2 \times L \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system.

### Compensation Components

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system unstable. A good rule of thumb is to set the crossover frequency to approximately one-tenth of the switching frequency. If an electrolytic capacitor is used, the loop bandwidth is no higher than 1/4 of the ESR zero frequency ( $f_{ESR}$ ).  $f_{ESR}$  is given by:

$$f_{ESR} = \frac{1}{2\pi \times C2 \times R_{ESR}}$$

The Table 3 lists the typical values of compensation components for some standard output voltages with various output capacitors (ceramic) and inductors. The values of the compensation components have been optimized for fast transient responses and good stability at given conditions.

**Table 3—Compensation Values for Typical Output Voltage/Capacitor Combinations**

| V <sub>OUT</sub> (V) | L(μH) | C2(μF) | R2(kΩ) | C3(pF) |
|----------------------|-------|--------|--------|--------|
| 1.2                  | 2.2   | 10     | 249    | 22     |
| 2.5                  | 2.2   | 10     | 57.6   | 22     |
| 3.3                  | 2.2   | 10     | 40.2   | 33     |
| 5                    | 3.3   | 10     | 23.7   | 33     |
| 12                   | 6.2   | 10     | 8.87   | 47     |

**Note:**

With the compensation, the control loop has the bandwidth at about 1/10 switching frequency and the phase margin higher than 45 degree.


### External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator. In below cases, an external BST diode is recommended from the 5V to BST pin:

- There is a 5V rail available in the system;
- V<sub>IN</sub> is no greater than 5V;
- V<sub>OUT</sub> is between 3.3V and 5V;

This diode is also recommended for high duty cycle operation (when V<sub>OUT</sub> / V<sub>IN</sub> > 65%) applications.


The bootstrap diode can be a low cost one such as IN4148 or BAT54.




**Figure 2—External Bootstrap Diode**

At no load or light load, the converter may operate in pulse skipping mode in order to maintain the output voltage in regulation. Thus there is less time to refresh the BS voltage. In order to have enough gate voltage under such operating conditions, the difference of V<sub>IN</sub> – V<sub>OUT</sub> should be greater than 3V. For example, if the V<sub>OUT</sub> is set to 3.3V, the V<sub>IN</sub> needs to be higher than 3.3V+3V=6.3V to maintain enough BS voltage at no load or light load. To meet this requirement, EN pin can be used to program the input UVLO voltage to V<sub>OUT</sub>+3V.

## TYPICAL APPLICATION CIRCUITS



**Figure 3—3.3V Output Typical Application Schematic**




**Figure 4—12V Output Typical Application Schematic**

## PCB LAYOUT GUIDE


PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.

If change is necessary, please follow these guidelines and take Figure 5 for reference.


- 1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side MOSFET and external switching diode.
- 2) Bypass ceramic capacitors are suggested to be put close to the  $V_{IN}$  Pin.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



MP2451 Typical Application Circuit



TOP Layer




Bottom Layer


Figure 5—MP2451 Typical Application Circuit and PCB Layout Guide

## PACKAGE INFORMATION


### SOT23-6




**TOP VIEW**




**RECOMMENDED LAND PATTERN**



**FRONT VIEW**



**SIDE VIEW**




**DETAIL "A"**


#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-178, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)


**TSOT23-6**




**TOP VIEW**




**RECOMMENDED LAND PATTERN**



**FRONT VIEW**



**SIDE VIEW**



**DETAIL "A"**

**NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX
- 5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.