


UCC2720xA 120V, 3A/3A Half-Bridge Drivers with 8V UVLO

1 Features

- Drives two N-channel MOSFETs in high-side and low-side configuration
- Negative voltage handling on HS (–18V)
- Maximum boot voltage 120V
- Maximum VDD voltage 20V
- On-chip 0.65V V_F , 0.65 Ω R_D bootstrap diode
- 22ns propagation delay times
- 3A sink, 3A source output currents
- 8ns rise/7ns fall time with 1000pF load
- 1ns delay matching
- Undervoltage lockout for high-side and low-side driver
- Specified from –40°C to 150°C

2 Applications

- Solar power optimizers and micro inverters
- Telecom and merchant power supplies
- Online and offline UPS
- Energy storage systems
- Battery test equipment



Simplified Application Diagram

3 Description

The UCC2720xA family of high-frequency N-channel MOSFET drivers include a 120V bootstrap diode and high-side/low-side driver with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, full-bridge, two-switch forward and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1ns between the turn-on and turn-off of each other. In order to improve performance in noisy power supply environments the UCC2720xA has an enhanced ESD input structure and also has the ability to withstand a maximum of –18V on its HS pin.

An on-chip bootstrap diode eliminates the external discrete diodes. Under-voltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.

Two versions of the UCC2720xA are offered. The UCC27200A has high-noise immune CMOS input thresholds while the UCC27201A has TTL-compatible thresholds.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
UCC27200A, UCC27201A	D (SOIC, 8)	4.9mm × 3.9mm
	DDA (PowerPAD™ SOIC, 8)	4.9mm × 3.9mm
	DRM (VSON, 8)	4.0mm × 4.0mm
UCC27201A	DRC (VSON, 9)	3.0mm × 3.0mm
	DPR (WSON, 10)	4.0mm × 4.0mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 Features	1	7 Application and Implementation	14
2 Applications	1	7.1 Application Information.....	14
3 Description	1	7.2 Typical Application.....	14
4 Pin Configuration and Functions	3	8 Power Supply Recommendations	18
5 Specifications	5	9 Layout	18
5.1 Absolute Maximum Ratings.....	5	9.1 Layout Guidelines.....	18
5.2 ESD Ratings.....	5	9.2 Layout Example.....	19
5.3 Recommended Operating Conditions.....	5	10 Device and Documentation Support	20
5.4 Thermal Information.....	5	10.1 Third-Party Products Disclaimer.....	20
5.5 Electrical Characteristics.....	6	10.2 Documentation Support.....	20
5.6 Switching Characteristics.....	7	10.3 Receiving Notification of Documentation Updates.....	20
5.7 Timing Diagrams.....	8	10.4 Support Resources.....	20
5.8 Typical Characteristics.....	9	10.5 Trademarks.....	20
6 Detailed Description	12	10.6 Electrostatic Discharge Caution.....	20
6.1 Overview.....	12	10.7 Glossary.....	20
6.2 Functional Block Diagram.....	12	11 Revision History	21
6.3 Feature Description.....	12	12 Mechanical, Packaging, and Orderable Information	23
6.4 Device Functional Modes.....	13		

4 Pin Configuration and Functions




Figure 4-1. D Package 8-Pin SOIC Top View




Figure 4-2. DDA Package 8-Pin SOIC With Exposed PowerPAD Top View




Figure 4-3. DRM Package 8-Pin VSON Top View




Figure 4-4. DRC Package 9-Pin VSON Top View




Figure 4-5. DPR Package 10-Pin WSON Top View

Table 4-1. Pin Functions

NAME	PIN			I/O	DESCRIPTION
	DRM/D/DDA	DRC	DPR		
VDD	1	1	1	I	Positive supply to the lower gate driver. De-couple this pin to VSS (GND). Typical decoupling capacitor range is 0.22μF to 1.0μF.
HB	2	2	2	I	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022μF to 0.1μF, the value is dependant on the gate charge of the high-side MOSFET however.
HO	3	3	3	O	High-side output. Connect to the gate of the high-side power MOSFET.
HS	4	4	4	I	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
HI	5	6	7	I	High-side input.
LI	6	7	8	I	Low-side input.
VSS	7	8	9	O	Negative supply terminal for the device which is generally grounded.

Table 4-1. Pin Functions (continued)

PIN				I/O	DESCRIPTION
NAME	DRM/D/DDA	DRC	DPR		
LO	8	9	10	O	Low-side output. Connect to the gate of the low-side power MOSFET.
N/C	—	5	5/6	—	No connection. Pins labeled N/C have no connection.
PowerPAD ⁽¹⁾	—	—	—	—	Electrically referenced to VSS (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.

- (1) Pin VSS and the exposed thermal die pad are internally connected on the DRC package only. The thermal pad is not directly connected to any leads of the package on the DDA, DRM and DPR packages; however, it is electrically and thermally connected to the substrate which is the ground of the device.

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range and all voltages are with respect to V_{SS} (unless otherwise noted).⁽¹⁾

			MIN	MAX	UNIT
V_{DD}	Supply voltage		-0.3	20	V
V_{HI}, V_{LI}	Input voltages on HI and LI		-0.3	20	V
V_{LO}	Output voltage on LO	DC	-0.3	$V_{DD} + 0.3$	V
		Repetitive pulse < 100 ns ⁽²⁾	-2	$V_{DD} + 0.3$	
V_{HO}	Output voltage on HO	DC	$V_{HS} - 0.3$	$V_{HB} + 0.3$	V
		Repetitive pulse < 100 ns ⁽²⁾	$V_{HS} - 2$	$V_{HB} + 0.3, (V_{HB} - V_{HS} < 20)$	
V_{HS}	Voltage on HS	DC	-1	120	V
		Repetitive pulse < 100 ns ⁽²⁾	-18	120	
V_{HB}	Voltage on HB		-0.3	120	V
	Voltage on HB-HS		-0.3	20	V
T_J	Operating junction temperature		-40	150	°C
T_{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Values are verified by characterization and are not production tested.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range and all voltages are with respect to V_{SS} (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	8	12	17	V
V_{HS}	Voltage on HS	-1		105	V
	Voltage on HS (repetitive pulse < 100 ns) ⁽¹⁾	-15		110	
V_{HB}	Voltage on HB	$V_{HS} + 8.0, V_{DD} - 1$	$V_{HS} + 17, 115$		
SR_{HS}	Voltage slew rate on HS			50	V/ns
T_J	Operating junction temperature	-40		150	°C

- (1) Values are verified by characterization and are not production tested.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		UCC27200A/UCC27201A			UCC27201A		UNIT
		D (SOIC)	DDA (PowerPad™ SOIC)	DRM (VSON)	DRC (VSON)	DPR (WSON)	
		8 Pins	8 Pins	8 Pins	9 Pins	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.5	44.8	46.2	52.1	46.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.1	68.5	41.1	57.9	36.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59.6	20	21.3	22.6	22.1	°C/W

5.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		UCC27200A/UCC27201A			UCC27201A		UNIT
		D (SOIC)	DDA (PowerPad™ SOIC)	DRM (VSON)	DRC (VSON)	DPR (WSON)	
		8 Pins	8 Pins	8 Pins	9 Pins	10 PINS	
ψ_{JT}	Junction-to-top characterization parameter	7	6.9	1.3	1.6	0.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	58.7	20	21.2	22.6	22	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	8.4	9.1	9	9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

$V_{DD} = V_{HB} = 12\text{ V}$, $V_{HS} = V_{SS} = 0\text{ V}$, No load on LO or HO, $T_A = T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENTS						
I_{DD}	VDD quiescent current	$V_{LI} = V_{HI} = 0\text{ V}$		0.11	0.8	mA
I_{DDO}	VDD operating current	$f = 500\text{ kHz}$, $C_{LOAD} = 0$		1	3	mA
I_{HB}	Boot voltage quiescent current	$V_{LI} = V_{HI} = 0\text{ V}$		0.065	0.8	mA
I_{HBO}	Boot voltage operating current	$f = 500\text{ kHz}$, $C_{LOAD} = 0$		0.9	3	mA
I_{HBS}	HB to VSS quiescent current	$V_{HS} = V_{HB} = 105\text{ V}$		0.0005	1	μA
I_{HBSO}	HB to VSS operating current	$f = 500\text{ kHz}$, $C_{LOAD} = 0$		0.03		mA
INPUT						
V_{HIT}	Input voltage high threshold	UCC27200A		6	8	V
V_{LIT}	Input voltage low threshold		3	5.6		V
V_{IHYS}	Input voltage hysteresis			0.4		V
R_{IN}	Input pulldown resistance	UCC27200A, $V_{IN} = 3\text{ V}$	100	200	350	kΩ
V_{HIT}	Input voltage high threshold	UCC27201A	1.9	2.3	2.7	V
V_{LIT}	Input voltage low threshold		1.3	1.6	1.9	V
V_{IHYS}	Input voltage hysteresis			0.7		V
R_{IN}	Input pulldown resistance	UCC27201A, $V_{IN} = 3\text{ V}$		68		kΩ
UNDervoltage PROTECTION (UVLO)						
V_{DDR}	VDD rising threshold		6.2	7.1	7.8	V
V_{DDHYS}	VDD threshold hysteresis			0.5		V
V_{HBR}	VHB rising threshold		5.8	6.7	7.2	V
V_{HBHYS}	VHB threshold hysteresis			0.4		V
BOOTSTRAP DIODE						
V_F	Low-current forward voltage	$I_{VDD-HB} = 100\text{ μA}$		0.65	0.85	V
V_{FI}	High-current forward voltage	$I_{VDD-HB} = 100\text{ mA}$		0.85	1.1	V
R_D	Dynamic resistance, $\Delta V_F / \Delta I$	$I_{VDD-HB} = 120\text{ mA}$ and 100 mA		0.65	1	Ω
LO GATE DRIVER						
V_{LOL}	Low level output voltage	$I_{LO} = 100\text{ mA}$		0.1	0.4	V
V_{LOH}	High level output voltage	$I_{LO} = -100\text{ mA}$, $V_{LOH} = V_{DD} - V_{LO}$		0.13	0.42	V
	Peak pullup current ⁽¹⁾	$V_{LO} = 0\text{ V}$		3		A
	Peak pulldown current ⁽¹⁾	$V_{LO} = 12\text{ V}$		3		A
HO GATE DRIVER						
V_{HOL}	Low level output voltage	$I_{HO} = 100\text{ mA}$		0.1	0.4	V
V_{HOH}	High level output voltage	$I_{HO} = -100\text{ mA}$, $V_{HOH} = V_{HB} - V_{HO}$		0.13	0.42	V
	Peak pullup current ⁽¹⁾	$V_{HO} = 0\text{ V}$		3		A
	Peak pulldown current ⁽¹⁾	$V_{HO} = 12\text{ V}$		3		A

(1) Parameter not tested in production.

5.6 Switching Characteristics

$V_{DD} = V_{HB} = 12\text{ V}$, $V_{HS} = V_{SS} = 0\text{ V}$, No load on LO or HO, $T_A = T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROPAGATION DELAYS						
t_{DLFF}	VLI falling to VLO falling	$C_{LOAD} = 0\text{ pF}$, from V_{LIT} of LI to 90% of LO falling		22	50	ns
t_{DHFF}	VHI falling to VHO falling	$C_{LOAD} = 0\text{ pF}$, from V_{HIT} of HI to 90% of HO falling		22	50	ns
t_{DLRR}	VLI rising to VLO rising	$C_{LOAD} = 0\text{ pF}$, from V_{HIT} of LI to 10% of LO rising		22	50	ns
t_{DHRR}	VHI rising to VHO rising	$C_{LOAD} = 0\text{ pF}$, from V_{HIT} of HI to 10% of HO rising		22	50	ns
DELAY MATCHING						
t_{MON}	LI ON, HI OFF			1	7	ns
t_{MOFF}	LI OFF, HI ON			1	7	ns
OUTPUT RISE AND FALL TIME						
t_{R_LO}	LO rise time	$C_{LOAD} = 1000\text{ pF}$, from 10% to 90%		8		ns
t_{R_HO}	HO rise time	$C_{LOAD} = 1000\text{ pF}$, from 10% to 90%		8		ns
t_{F_LO}	LO fall time	$C_{LOAD} = 1000\text{ pF}$, from 10% to 90%		7		ns
t_{F_HO}	HO fall time	$C_{LOAD} = 1000\text{ pF}$, from 10% to 90%		7		ns
$t_{R_LO_p1}$	LO rise time (3 V to 9 V)	$C_{LOAD} = 0.1\text{ }\mu\text{F}$, (3V to 9V)		0.26	0.6	μs
$t_{R_HO_p1}$	HO rise time (3 V to 9 V)	$C_{LOAD} = 0.1\text{ }\mu\text{F}$, (3V to 9V)		0.26	0.6	μs
$t_{F_LO_p1}$	LO fall time (9 V to 3 V)	$C_{LOAD} = 0.1\text{ }\mu\text{F}$, (9V to 3V)		0.22	0.6	μs
$t_{F_HO_p1}$	HO fall time (9 V to 3 V)	$C_{LOAD} = 0.1\text{ }\mu\text{F}$, (9V to 3V)		0.22	0.6	μs
MISCELLANEOUS						
t_{IN_PW}	Minimum input pulse width that changes the output LO			50		ns
t_{IN_PW}	Minimum input pulse width that changes the output HO			50		ns
t_{OFF_BSD}	Bootstrap diode turnoff time ^{(1) (2)}	$I_F = 20\text{ mA}$, $I_{REV} = 0.5\text{ A}$ ⁽³⁾		20		ns

(1) Parameter not tested in production.

(2) Typical values for $T_A = 25^\circ\text{C}$.

(3) I_F : Forward current applied to bootstrap diode, I_{REV} : Reverse current applied to bootstrap diode.

5.7 Timing Diagrams




Figure 5-1. Timing Diagrams

5.8 Typical Characteristics




Figure 5-2. Quiescent Current vs Supply Voltage




Figure 5-3. VDD Operating Current vs Frequency




Figure 5-4. Boot Voltage Operating Current vs Frequency




Figure 5-5. HB to VSS Operating Current vs Frequency




Figure 5-6. UCC27200A Input Threshold vs Supply Voltage




Figure 5-7. UCC27201A Input Threshold vs Supply Voltage

5.8 Typical Characteristics (continued)




Figure 5-8. UCC27200A Input Threshold vs Temperature




Figure 5-9. UCC27201A Input Threshold vs Temperature




Figure 5-10. LO and HO High-Level Output Voltage vs Temperature




Figure 5-11. LO and HO Low-Level Output Voltage vs Temperature




Figure 5-12. Undervoltage Lockout Threshold vs Temperature




Figure 5-13. Undervoltage Lockout Threshold Hysteresis vs Temperature

5.8 Typical Characteristics (continued)




Figure 5-14. Propagation Delays vs Temperature




Figure 5-15. Propagation Delay vs Supply Voltage




Figure 5-16. Delay Matching vs Temperature




Figure 5-17. Output Current vs Output Voltage





Figure 5-18. Diode Current vs Diode Voltage

6 Detailed Description

6.1 Overview

The UCC27200A and UCC27201A are high-side and low-side drivers. The high-side and low-side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27200A and UCC27201A. The UCC27200A is the CMOS compatible input version and the UCC27201A is the TTL or logic compatible version. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to VSS which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

6.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

6.3 Feature Description

6.3.1 Input Stages

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27200A is 200k Ω nominal and input capacitance is approximately 4pF. The 200k Ω is a pulldown resistance to VSS (ground). The CMOS-compatible input of the UCC27200A provides a rising threshold of 6V and falling threshold of 5.6V. The inputs of the UCC27200A are intended to be driven from 0 to VDD levels.

The input stages of the UCC27201A incorporate an open-drain configuration to provide the lower input thresholds. The input impedance is 68k Ω nominal and input capacitance is approximately 4pF. The 68k Ω is a pulldown resistance to VSS (ground). The logic level compatible input provides a rising threshold of 2.3V and a falling threshold of 1.6V.

6.3.2 UVLO (Undervoltage Lockout)

The bias supplies for the high-side and low-side drivers have UVLO protection. VDD as well as VHB to VHS differential voltages are monitored. The VDD UVLO disables both drivers when VDD is below the specified threshold. The rising VDD threshold is 7.1V with 0.5V hysteresis. The VHB UVLO disables only the high-side driver when the VHB to VHS differential voltage is below the specified threshold. The VHB UVLO rising threshold is 6.7V with 0.4V hysteresis.

6.3.3 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

6.3.4 Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC2720xA family of drivers. The diode anode is connected to VDD and cathode connected to VHB. With the VHB capacitor connected to HB and the HS pins, the VHB capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

6.3.5 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance, and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from VDD to VSS and the high-side is referenced from VHB to VHS.

6.4 Device Functional Modes

The device operates in normal mode and VULO mode. See [Section 6.3.2](#) for more information on UVLO operation mode. In normal mode, the output stage is dependent on the states of the HI and LI pins.

Table 6-1. Device Logic Table

HI PIN	LI PIN	HO ⁽¹⁾	LO ⁽²⁾
L	L	L	L
L	H	L	H
H	L	H	L
H	H	H	H

- (1) HO is measured with respect to the HS.
(2) LO is measured with respect to the VSS.

7 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3V signal to the gate-drive voltage (such as 12V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

7.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 7-1. UCC2720xA Typical Application Diagram

7.2.1 Design Requirements

For this design example, use the parameters listed in [Table 7-1](#).

Table 7-1. Design Specifications

DESIGN PARAMETER	EXAMPLE VALUE
Supply voltage, VDD	12V
Voltage on HS, VHS	0V to 100V
Voltage on HB, VHB	12V to 112V

Table 7-1. Design Specifications (continued)

DESIGN PARAMETER	EXAMPLE VALUE
Output current rating, IO	–3A to 3A
Operating frequency	200kHz

7.2.2 Detailed Design Procedure

7.2.2.1 Input Threshold Type

The UCC27200A device features CMOS compatible input threshold logic with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the [Electrical Characteristics](#) table for the actual input threshold voltage levels and hysteresis specifications for the UCC27200A device.

The UCC27201A device features TTL compatible input threshold logic with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the *Electrical Characteristics* table for the actual input threshold voltage levels and hysteresis specifications for the UCC27201A device.

7.2.2.2 V_{DD} Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should never exceed the values listed in the [Absolute Maximum Ratings](#) table. Different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turnoff. With certain power switches, a positive gate voltage may be required for turnon and a negative gate voltage may be required for turnoff, in which case the VDD bias supply equals the voltage differential. With a wide operating range from 8V to 17V, the UCC2720xA devices can be used to drive a variety of power switches, such as Si MOSFETs, IGBTs, and wide-bandgap power semiconductors.

7.2.2.3 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turnoff should be as fast as possible in order to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds with the targeted power MOSFET. The system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as dV_{DS}/dt). For example, the system requirement might state that a SPP20N60C3 power MOSFET must be turned-on with a dV_{DS}/dt of 20V/ns or higher with a DC bus voltage of 400V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400V in the OFF state to $V_{DS(on)}$ in on state) must be completed in approximately 20ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET (Q_{GD} parameter in the SPP20N60C3 data sheet is 33nC typical) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET, $V_{GS(TH)}$.

To achieve the targeted dV_{DS}/dt , the gate driver must be capable of providing the Q_{GD} charge in 20ns or less. In other words a peak current of 1.65A ($= 33nC / 20ns$) or higher must be provided by the gate driver. The UCC2720xA gate driver is capable of providing 3A peak sourcing current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The overdrive capability provides an extra margin against part-to-part variations in the Q_{GD} parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the dI/dt of the output current pulse of the gate driver. In order to illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle

$(\frac{1}{2} \times I_{PEAK} \times \text{time})$ would equal the total gate charge of the power MOSFET (QG parameter in SPP20N60C3 power MOSFET datasheet = 87nC typical). If the parasitic trace inductance limits the dI/dt then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the QG required for the power MOSFET switching. In other words the time parameter in the equation would dominate and the I_{PEAK} value of the current pulse would be much less than the true peak current capability of the device, while the required QG is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver is capable of achieving the targeted switching speed. Thus, placing the gate driver device very close to the power MOSFET and designing a tight gate drive-loop with minimal PCB trace inductance is important to realize the full peak-current capability of the gate driver.

7.2.2.4 Propagation Delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC2720xA device features 22ns (typical) propagation delays, which ensures very little pulse distortion and allows operation at very high-frequencies. See the [Electrical Characteristics](#) table for the propagation and switching characteristics of the UCC2720xA device.

7.2.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in [Equation 1](#).

$$P_{DISS} = P_{DC} + P_{SW} \quad (1)$$

Use [Equation 2](#) to calculate the DC portion of the power dissipation (PDC).

$$PDC = I_Q \times V_{DD} \quad (2)$$

where

- I_Q is the quiescent current for the driver.

The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and so forth). The UCC2720xA features very low quiescent currents (refer to the [Electrical Characteristics](#) table) and contain internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the PDC on the total power dissipation within the gate driver can be safely assumed to be negligible. The power dissipated in the gate-driver package during switching (PSW) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage V_G , which is very close to input bias supply voltage V_{DD})
- Switching frequency
- Use of external gate resistors. When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by [Equation 3](#).

$$EG = \frac{1}{2} C_{LOAD} \times V_{DD}^2 \quad (3)$$

- where
- C_{LOAD} is load capacitor
- V_{DD} is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged and when it is discharged. This leads to a total power loss given by [Equation 4](#).

$$PG = C_{LOAD} \times V_{DD}^2 \times f_{SW} \quad (4)$$

where


- f_{SW} is the switching frequency

The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , determine the power that must be dissipated when switching a capacitor which is calculated using the equation $Q_g = C_{LOAD} \times V_{DD}$ to provide Equation 5 for power.


$$P_G = C_{LOAD} \times V_{DD}^2 \times f_{SW} = Q_G \times V_{DD} \times f_{SW} \quad (5)$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on and off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor.


7.2.3 Application Curves




$C_L = 1nF$ $V_{DD} = 12V$
Figure 7-2. LO Rise Time and LI to LO Turn-on Propagation Delay



$C_L = 1nF$ $V_{DD} = 12V$
Figure 7-3. LO Fall Time and LI to LO Turn-off Propagation Delay



$C_L = 1nF$ $V_{DD} = 12V$
Figure 7-4. HO Rise Time and HI to HO Turn-on Propagation Delay



$C_L = 1nF$ $V_{DD} = 12V$
Figure 7-5. HO Fall Time and HI to HO Turn-off Propagation Delay

8 Power Supply Recommendations

The bias supply voltage range for which the device is rated to operate is from 8V to 17V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the V(ON) supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20V absolute maximum voltage rating of the VDD pin of the device (which is a stress rating). Keeping a 3V margin to allow for transient voltage spikes, the maximum recommended voltage for the VDD pin is 17V. The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification VDD(hys). Therefore, ensuring that, while operating at or near the 8V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the VDD pin voltage has dropped below the V(OFF) threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system startup, the device does not begin operation until the VDD pin voltage has exceeded above the V(ON) threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the LO pin is also supplied through the same VDD pin is important. As a result, every time a current is sourced out of the LO pin a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that a local bypass capacitor is provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is a must. TI recommends using a capacitor in the range 0.22uF to 4.7uF between VDD and GND. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore a 0.022uF to 0.1uF local decoupling capacitor is recommended between the HB and HS pins.

9 Layout

9.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V_{DD} and V_{HB} (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA and DRM package as GND by connecting it to the VSS pin (GND). The GND trace from the driver goes directly to the source of the MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60mil to 100mil width is preferable where possible.
- Use as least two or more vias if the driver outputs or SW node needs to be routed from one layer to another. For GND the number of vias needs to be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid L_I and H_I (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.
- Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.

These references and links to additional information may be found at www.ti.com.

1. Additional layout guidelines for PCB land patterns may be found in *QFN/SON PCB Attachment* [SLUA271](#)
2. Additional thermal performance guidelines may be found in *PowerPAD™ Thermally Enhanced Package* [SLMA002](#) and *PowerPAD™ Made Easy* [SLMA004](#)

9.2 Layout Example




Figure 9-1. Example Component Placement

10 Device and Documentation Support

10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- QFN/SON PCB Attachment, [SLUA271](#)
- PowerPAD Thermally Enhanced Package, [SLMA002](#)
- PowerPAD Made Easy, [SLMA004](#)

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (August 2015) to Revision C (July 2024)	Page
• Changed document title to reflect key features of the device.	1
• Updated several specifications to reflect device characteristics.	1
• Updated Features section: 1) Changed junction temperature range specification from -40°C to 140°C to -40°C to 150°C. 2) Changed typical propagation delay from 20ns to 22ns. 3) Deleted Greater than 1MHz of Operation since the switching frequency is not a specified parameter. 4) Changed typical bootstrap diode resistance from 0.6Ω to 0.65Ω.....	1
• Updated Applications section with list of top 5 typical applications.....	1
• Deleted any reference to UCC27200A in DRC package in this data sheet since this package variant is obsolete.	1
• Updated Pin Configuration and Functions section pin diagrams and pin description to indicate that the PowerPAD is internally connected to the VSS pin on the DRC package only.	3
• Updated Absolute Maximum Ratings section to remove "Power dissipation at TA = 25°C" and "Lead temperature (soldering, 10s)". Power dissipation can be calculated with thermal metrics in "Thermal Information" table.....	5
• Updated Recommended Operating Conditions: Operating Junction Temperature maximum changed from 140°C to 150°C.....	5
• Updated Thermal Information section to reflect device characteristics.	5
• Updated Supply Currents specifications in the Electrical Characteristics table: 1) I _{DD} typical changed (From: 0.4mA. To: 0.11mA). 2) I _{DDO} typical changed (From: 2.5mA for UCC27200 and 3.8mA for UCC27201. To: 1mA for both). 3) I _{DDO} maximum changed (From: 4mA for UC27200 and 5.5mA for UCC27201. To: 3mA for both). 4) I _{HB} typical changed (From: 0.4mA. To: 0.065mA). 5) I _{HBO} typical changed (From: 2.5mA. To: 0.9mA). 6) I _{HBO} maximum changed (From: 4mA. To: 3mA). 7) I _{HBS} test condition changed to match V _{HS} maximum recommended operating conditions (From: 110V. To: 105V). 8) I _{HBSO} typical changed (From: 0.1mA. To: 0.03mA).....	5
• Updated Input specifications in the Electrical Characteristics table: 1) UCC27200 V _{HIT} typical changed (From: 5.8V. To: 6V). 2) UCC27200 V _{LIT} typical changed (From: 5.4V. To: 5.6V). 3) UCC27201 V _{HIT} specifications changed (From: 1.7V typical, 2.5V maximum. To: 1.9V minimum, 2.3V typical, 2.7V maximum). 4) UCC27201 V _{LIT} specifications changed (From: 0.8V minimum, 1.6V typical. To: 1.3V minimum, 1.6V typical, 1.9V maximum). 5) UCC27201 V _{IHYS} typical changed (From: 100mV. To: 700mV). 6) UCC27201 R _{IN} specifications changed from (100kΩ minimum, 200kΩ typical, 350kΩ maximum. To: 68kΩ typical).	5
• Updated Bootstrap diode specifications in the Electrical Characteristics table: 1) R _D test conditions changed (From: 100mA and 80mA. To: 120mA and 100mA). 2) R _D typical changed (From: 0.6Ω. To: 0.65Ω).	5
• Updated LO/HO Gate Driver specifications in the Electrical Characteristics table: 1) V _{LOL} typical changed (From 0.18V. To 0.1V). 2) V _{LOH} typical changed (From: 0.25V. To: 0.13V).	5
• Removed specifications with test conditions "-40°C to 125°C T _J ", since all parameters are specified from -40°C to 150°C T _J (unless otherwise noted).	5
• Changed Propagation Delays typical specification (From: 20ns. To: 22ns).....	5
• Updated Output Rise and Fall Time specifications: 1) t _R typical changed (From: 0.35us. To: 0.26us). 2) t _F typical changed (From: 0.3us. To: 0.22us).	5
• Updated all plots in Typical Characteristics section to reflect the device's typical specification.	9
• Updated Input Stages section: 1) Changed UCC27201A input pulldown resistance typical to match the specification in the Electrical Characteristics table from 70kΩ to 68kΩ. 2) Changed input capacitance from 2pF to 4pF. 3) Changed UCC27200A input thresholds from 48% and 45% of VDD to 6V and 5.6V to reflect the specification in the Electrical Characteristics table.....	12
• Updated Typical Application section to display a different application diagram and Detailed Design Procedure section since information in legacy data sheet had an outdated circuit with obsolete part numbers.	14
• Changed application curves to display propagation delay and rise/fall time plots.	17

Changes from Revision A (July 2011) to Revision B (August 2015)
Page

- Added Negative Voltage Handling on HS (–18 V) to Features List 1
 - Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section 1
-

Changes from Revision * (February 2011) to Revision A (July 2011)
Page

- Added SON-10 (DPR) Package to the List of Features..... 1
 - Added SON-10 (DPR) Package to the Description..... 1
 - Changed the Pin Functions table..... 3
 - Added Additional Pin Functions information..... 3
-

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC27200AD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 140	27200A
UCC27200ADDA	Obsolete	Production	SO PowerPAD (DDA) 8	-	-	Call TI	Call TI	-40 to 140	27200A
UCC27200ADDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 150	27200A
UCC27200ADDAR.Z	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27200A
UCC27200ADR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27200A
UCC27200ADR.Z	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27200A
UCC27200ADRCR	Active	Production	VSON (DRC) 9	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	200A
UCC27200ADRCT	Obsolete	Production	VSON (DRC) 9	-	-	Call TI	Call TI	-40 to 140	200A
UCC27200ADRMR	Active	Production	VSON (DRM) 8	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27200A
UCC27200ADRMR.Z	Active	Production	VSON (DRM) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27200A
UCC27200ADRMT	Obsolete	Production	VSON (DRM) 8	-	-	Call TI	Call TI	-40 to 140	27200A
UCC27201AD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 140	27201A
UCC27201ADDA	Obsolete	Production	SO PowerPAD (DDA) 8	-	-	Call TI	Call TI	-40 to 140	27201A
UCC27201ADDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADDAR.Z	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADPRR	Active	Production	WSON (DPR) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	UCC 27201A
UCC27201ADPRR.Z	Active	Production	WSON (DPR) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	UCC 27201A
UCC27201ADPRT	Obsolete	Production	WSON (DPR) 10	-	-	Call TI	Call TI	-40 to 140	UCC 27201A
UCC27201ADR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADR.Z	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADRCR	Active	Production	VSON (DRC) 9	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	201A
UCC27201ADRCR.Z	Active	Production	VSON (DRC) 9	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	201A

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC27201ADRCT	Obsolete	Production	VSON (DRC) 9	-	-	Call TI	Call TI	-40 to 140	201A
UCC27201ADRG4.Z	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADRM	Active	Production	VSON (DRM) 8	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADRM.R	Active	Production	VSON (DRM) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADRM.RG4.Z	Active	Production	VSON (DRM) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27201A
UCC27201ADRM	Obsolete	Production	VSON (DRM) 8	-	-	Call TI	Call TI	-40 to 140	27201A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27201A :

- Automotive : [UCC27201A-Q1](#)


NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27200ADDAR	SO PowerPAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27200ADR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
UCC27200ADRCR	VSON	DRC	9	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27200ADRM	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27200ADRM	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27201ADDAR	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UCC27201ADPR	WSO	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27201ADPR	WSO	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
UCC27201ADR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
UCC27201ADRCR	VSON	DRC	9	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27201ADRCR	VSON	DRC	9	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27201ADRM	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27200ADDAR	SO PowerPAD	DDA	8	2500	356.0	356.0	35.0
UCC27200ADR	SOIC	D	8	2500	353.0	353.0	32.0
UCC27200ADRCR	VSON	DRC	9	3000	346.0	346.0	33.0
UCC27200ADRM	VSON	DRM	8	3000	367.0	367.0	35.0
UCC27200ADRM	VSON	DRM	8	3000	356.0	356.0	35.0
UCC27201ADDAR	SO PowerPAD	DDA	8	2500	364.0	364.0	27.0
UCC27201ADPRR	WSO	DPR	10	3000	367.0	367.0	35.0
UCC27201ADPRR	WSO	DPR	10	3000	346.0	346.0	33.0
UCC27201ADR	SOIC	D	8	2500	353.0	353.0	32.0
UCC27201ADRCR	VSON	DRC	9	3000	346.0	346.0	33.0
UCC27201ADRCR	VSON	DRC	9	3000	367.0	367.0	35.0
UCC27201ADRM	VSON	DRM	8	3000	367.0	367.0	35.0

DRC (S-PVSON-N9)

PLASTIC SMALL OUTLINE NO-LEAD



4204102-2/L 09/11


- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Small Outline No-Lead (SON) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present

EXAMPLE BOARD LAYOUT


DRC0009A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4229027/A 09/2022

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0009A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD






SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

EXPOSED PAD 10
82% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4229027/A 09/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4218856/B 01/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DPR0010A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4218856/B 01/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DPR0010A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
77% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4218856/B 01/2021

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-5/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE




- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

DDA0008B**PACKAGE OUTLINE****PowerPAD™ SOIC - 1.7 mm max height**

PLASTIC SMALL OUTLINE



4214849/A 08/2016

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/A 08/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87


4214849/A 08/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



4218889/A 01/2025

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRM0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4218889/A 01/2025

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRM0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 9
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4218889/A 01/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019


NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated